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Abstrat
The power amplier used in the transmitter of a mirowave system is a key issue,
and it determines the system performane, ost, power onsumption and reliability to
a onsiderable extent. Traditionally, most of high power ampliers used in military
and ommerial appliations were tube-based ampliers. They are eient and provide
very high power levels operating at low duty yles. But they have a questionable long-
term reliability, large footprints and they are not suitable for modern equipment with
a deentralized transmitter, like a phase array system. Solid State Power Amplier
tehnology is the alternative to the tube-based ampliers. Reently, there has been a
renewed interest in this researh eld thanks, to a large extent, to the development
of GaN semiondutor tehnology, that is already having an important impat on the
wireless and radar market.
The sope of this PhD dissertation lies in the development of nonlinear design
methodologies, manufaturing, and eient testing of Solid State High Power Amplier
modules, with speial fous on GaN state of the art tehnology. It is possible to identify
two types of GaN Solid State High Power Ampliers: the Hybrids and the Monolithi
Mirowave Integrated Ciruits. The researh work presented here fouses on pratial
realization and demonstration of these two types of ampliers.
The design and experimental performane assessment of a 50 W Solid State C-band
High Power Amplier using European Monolithi Mirowave Integrated Ciruit GaN
tehnology is disussed. The design will be used as a baseline for future developments of
the next generation of the Sentinel satellite remote sensing radar T/R modules. The two-
stage design features a 6730 X 3750 µm2 ompat footprint. The overlapping between
simulated intrinsi drain urrent and voltage waveforms is minimized, thus providing
good power added eieny. The design proess enompasses a wide range of ativities
inluding tehnology assessment, small and large signal model validation using load pull
measurements, nonlinear harmoni balane simulations, stability analysis, mathing
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network synthesis, evaluation of spreads and high power testing. The design has been
fabriated at the United Monolithi Semiondutors foundry using their 0.25 µm gate
length GaN proess, whih urrently is under nal development.
Pulsed high power measurements provided exellent results. The maximum average
power level measured under pulsed operation was 53 W at 4.74 GHz, and the maximum
overall PAE measured was 55.8% at 4.9 GHz. The devie presents a good bandwidth
under large signal operation. At 1-2 dB ompression point, in the frequeny range from
4.85 GHz to 5.3 GHz, the output power is larger than 40 W (46.75 dBm +/- 0.25 dB)
with the gain ranging around 19 dB. This orresponds to a 0.5 dB bandwidth of 450MHz.
PAE varies between 50%-54% along all this frequeny range. These measurements
present state of the art eieny at C-band for these power levels ahieved with a
single hip. The results were in good agreement with the simulated values.
An eient 100 W X-band hybrid high power amplier using 0.25 µm gate length
GaN tehnology was suessfully designed, assembled and tested. The goal of the projet
was to develop a high power amplier for X-band frequenies with apabilities to replae
the vauum tubes used in the radar systems designed by Terma, the ompany o-funding
the projet. These radars are purely ivilian systems used for appliations like tra
surveillane within airports, oastal and air surveillane, environmental surveillane
of sea surfaes and vessel tra monitoring in harbors. The design proess inluded
tehnology evaluation, load pull and harmoni balane simulations, bondwire array
and transition eletromagneti modelling, die attah, devie fabriation and testing.
Outstanding results were obtained for a single stage hybrid design using a power bar
with 20 mm ative area periphery. 94.5 W were measured under pulsed operation at 8.3
GHz and with a gain of around 7.6 dB. The maximum power added eieny obtained
was >60%. This eieny is higher than any other published for these power levels at
X-band. Limited bandwidth was ahieved. Along the 200 MHz band between 8.1 to 8.3
GHz, and at 1 dB ompression point, the devie was delivering power levels larger than
75 W, PAE >35% and gain osillating between 7.5 +/- 0.5 dB. Measurements were
shifted down in frequeny 1 GHz, but simulations predited maximum power levels
similar to the ones measured.
Keywords: Solid State High Power Amplier, Gallium Nitrate Tehnology,
Monolithi Mirowave Integrated Ciruit, Hybrid Integrated Ciruit, Power
Transistors, Nonlinear Mirowave Design, Semiondutor Devie Pakaging,
Wafer Bonding, Power Amplier Testing, Transmitter, Ground-based Radar,
Spae-based Remote Sensing Systems.
Resumé
I mikrobølgesystemers sendere er eektforstærkeren en nøglekomponent, som i
vid udstrækning bestemmer systemets formåen, pris og eektforbrug. Traditionelt
har mange eektforstærkere til militære og kommerielle anvendelser været baseret på
elektronrør. De har høj virkningsgrad og kan levere meget høje eekter ved pulseret
drift. Men deres forventede levetider er begrænsede, de fylder meget, og de er mindre
velegnede til distribuerede anvendelser i moderne udstyr, f.eks. phase-array systemer.
Halvleder eektforstærkerteknologi er her et alternativ til de elektronrørsbasered eek-
tforstærkere. Den seneste fornyede interesse i dette forskningsområde skyldes i høj grad
udviklingen af GaN (galliun nitrid) halvleder teknologien, som allerede har gjort sig
gældende på radio og radar markedet. Forskningsområdet for den foreliggende PhD
afhandling er udvikling proedurer til design af ulineære halvleder eektforstærkere
med tilhørende fremstillings- og afprøvningsmetoder, især med henblik på anvendelse
at den nyeste "state of the art" teknologi. Det er her muligt at identiere to typer
GaN eektforstærkere, den hybride og den monolitiske MMIC (Mirowave Monolithi
Integrated Ciruit) forstærker. Der nærværende forskningsarbejde fokuserer på og
demonstrerer praktisk opbygning af begge typer. Først diskuteres designet og den
tilhørende eksperimentelle undersøgelse og vurdering af en 50 W halvleder C-bånds ef-
fektforstærker baseret på "European Monololithi Mirowave Integrated Ciruit" GaN
teknologi. Dette design skal benyttes som en grundsten i den fremtidige udvikling
af sender/modtager modulet til den næste generation af Sentinel satellit telemålings
radarer. Det er et kompakt to trins design med et areal på kun 6730 x 3750 µm2, som
minimerer overlapningen mellem kurveformerne for de simulerede indre drain strømme
og spændinger, hvorved der opnås en høj virkningsgrad. Designproessen omfatter
mange forskellige aktiviteter som valg af teknologi, verikation af såvel småsignal som
storsignal transistor modeller, herunder "load-pull" målinger, samt ulineær harmonisk
balane simuleringer, stabilitets analyse, syntese af tilpasningskredsløb, analyser af pa-
rameterspredninger samt afprøvning under højeekt betingelser. Forstærkeren blev
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fremstillet hos United Monolithi Semiondutors, UMS, med deres 0,25 µm gate GaN
proes, der er i en afsluttende udviklingsfase. Målinger under pulserende drift viste
meget ne resultater med en maksimal udgangseekt på 53 W ved 4,74 GHz og en mak-
simal virkningsgrad på 55,8% (PAE, power added eieny) ved 4,9 GHz. Forstærkeren
havde en god storsignal båndbredde fra 4,85 GHz til 5,3 GHz med 1-2 dB kompression
og en udgangseekt over 40 W (46,75 dBm +/- 0,25 dB) med en forstærkning omkring
19 dB. Det svarer til en 0,5 dB båndbredde på 450 MHz. Virkningsgraden varierede
fra 50% til 54% PAE og repræsenterer "state of the art" i C-bånd for en enkelt hip
forstærker på dette eektniveau. Alle eksperimentelle data er i god overensstemmelse
med tilsvarende simuleringer. Endvidere blev der konstrueret, opbygget og afprøvet
en særdeles eektivt hybrid 100 W X-bånd eektforstærker, ligeledes baseret på 0,25
µm gate GaN teknologi. Formålet med denne del af PhD arbejdet var udvikling af en
X-bånd højeektforstærker, med potentiale til at erstatte de elektronrørsforstærkere,
der benyttes i radarsystemer fra Terma A/S, som mednansierede projektet. Disse
radarer er til rent ivile anvendelse indenfor trakovervågning i lufthavne, kystovervågn-
ing eller kontrol med skibstrak i havne. Designproessen omfattede her teknologivur-
dering, "load-pull" og harmonisk balane simuleringer, elektromagnetisk modellering af
bondetrådsforbindelser, fastlodning af transistor hips samt design, montering og test
af hybridkomponenter. Der blev opnået fremragende resultater for et enkelttrins hy-
brid forstærkerdesign med en "power-bar" hip på 20 mm periferi om det aktive areal.
Bedste måling gav 94,5 W udgangseekt under pulserende drift ved 8,3 GHz med en
forstærkning på 7.6 dB og med en maksimal virkningsgra > 60% PAE. Dette resultat
er bedre end andre publierede X-bånds virkningsgrader ved tilsvarende eektniveauer.
Forstærkerens båndbredde var begrænset til 200 MHz. Mellem 8,1 og 8,3 GHz var min-
imum udgangseekten ved 1 dB kompression højere end 75 W, virkningsgraden over
35% PAE med forstærkningsvariationer +/- 0,5 dB omkring 7,5 dB. De opnåede eekt-
niveauer svarede til de simulerede forventninger, men med en forskydning i frekvens til
1 GHz under de simulerede resultater.
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Development of High Power
Ampliers for Spae and
Ground-based Appliations

Chapter 1
Introdution
1.1 Bakground and Motivation of the Researh Topi
One of the key elements in an RF system is the high power amplier (HPA). The
interest in this tehnology has been renewed due to the fast development of the wire-
less market in the 90s and the steady but ontinuous progress of radar appliations.
Advaned radar systems have reeived onsiderable attention due to the inreased de-
mand in remote sensing and imaging appliations both for terrestrial and spae systems.
Other appliation elds where high power ampliers are used inlude military ommuni-
ations, eletroni warfare systems, jammers, surveillane and reonnaissane systems,
satellite ommuniations, medial imaging, teleom basestations, broadast infrastru-
ture, Cable TV and green energy solutions. The power amplier has a large impat in
the system performane, ost, power onsumption and reliability.
In the past, most of the high power ampliers used in military and ommerial appli-
ations were tube-based ampliers, suh as grid ontrolled tubes, magnetrons, klystrons,
travelling-wave tubes and rossed eld ampliers. Solid State Power Amplier (SSPA)
tehnology is the alternative. If we ompare the tubes versus solid sate tehnology, the
tubes are more eient and they provide higher peak power levels operating at low duty
yles. On the other hand, the lower peak power levels of solid state ampliers an be
ompensated through a modular approah and operating the devies with larger duty
yles or even at CW. Furthermore their power levels are ontinuously inreasing as the
new material tehnology matures. The eieny of SSPAs is nowadays approahing the
ones ahieved by the tubes at frequenies under C-band. The tubes have larger mass
and footprints that inrease the size of the transmitters. Furthermore, higher operating
voltage levels are required for the operation of tubes. Solid sate tehnology is more
reliable, presenting lower failure rates than the tubes. The solid state power ampliers
based on mature and well established semiondutor tehnologies are in general heaper,
but the tubes also have very ompetitive pries. Furthermore, the tubes are suitable
for RF systems with a entral transmitter, while solid state tehnology is suitable for
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both systems with a entral transmitter and also for modern phase array systems with
a deentralized transmitter. SSPAs also present better linearity properties than the
tubes.
This omparison onludes that even though the tubes are well established, SSPAs
are a serious andidate to replae the tube-based ampliers in the medium-term. A-
tually, nowadays, the use of SSPAs has already surpassed the use of amplier tubes in
appliations using frequenies up to 4 GHz, and this tendeny is expeted to ontinue
at higher frequenies in the upoming years.
Solid State Power ampliers have reeived muh attention in the last years due to the
fast development of Gallium Nitrite (GaN) HEMT (Heterojuntion Eletron Mobility
Transistor) tehnology. This material presents very interesting intrinsi properties for
high power amplier design. Power densities ten times larger than the ones ahieved
using Gallium Arsenide (GaAs) material have been demonstrated. This implies that
a single GaN transistor an generate the same power level as many GaAs transistors
plaed in parallel. GaN tehnology has proven to be useful for the design of SSPAs, Low
Noise Ampliers and Swithes, reduing the system size and enhaning transmission
rates and target detetion. In the medium-term it will also ontribute to redue system
osts. The tehnology is on its way to the maturity and several designs have already been
demonstrated in the literature. Reliability studies of GaN devies have been performed
to ahieve a fast ommerialization proess.
The development of SSPAs is a multi-faetted ativity inluding linear and nonlinear
devie modelling, linear and nonlinear iruit design, devie fabriation, tehnology
development, pakaging, measurement and testing. This PhD dissertation fouses on a
subset of these researh topis, with speial fous on GaN state of the art tehnology.
Researh with immediate pratial appliations has always been pursued.
Two dierent design projets were suessfully ompleted during this researh projet.
The rst one onsisted of designing a single hip 50 W C-band GaN MMIC (Monolithi
Mirowave Integrated Ciruit) to inrease the transmitted power of the next generation
of ESA Sentinel satellites. This solution is a good alternative to a larger design using
four 11W GaAs transistors in parallel. The goal of the seond projet was to develop
a 100W Hybrid amplier for X-band frequenies with apabilities to replae the ur-
rently employed vauum tubes at the Danish ompany Terma. During both projets,
fous was plaed on power amplier design methodologies, manufaturing and eient
testing.
1.2 Thesis Overview
Chapter 1 gives an overview of the researh topi and the goals targeted during the
projet.
Chapter 2 presents a brief overview of present and emerging HPA tehnologies for
pulsed appliations and aompanying modelling and design methodologies. The study
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overview will provide inputs to the design and implementation of solid sate high power
ampliers.
Chapter 3 desribes the design and experimental performane assessment of a 50 W
C-band MMIC High Power Amplier using 0.25 µm gate length GaN tehnology.
Chapter 4 presents the design, assembly proess and measurement ampaign of
100W X-band hybrid high power ampliers using 0.25 µm disrete GaN power bars.
Chapter 5 provides the onlusions for this PhD dissertation.

Chapter 2
Study of Solid State High Power
Amplier Tehnologies
This hapter fouses on present and emerging Solid State High Power Amplier
tehnologies both at transistor level and iruit level. First, dierent semiondutor
materials will be presented and ompared, inluding state of the art GaN. Afterwards,
the gures of merit for HPA design will be identied. A disussion on eletro-thermal
modelling of transistors will follow. Subsequently, iruit level tehnologies and de-
sign methodologies for HPA will briey be presented. Finally, a omparison between
power amplier Monolithi Mirowave Integrated Ciruits and Hybrid solutions will be
provided.
Contents
2.1 HPA Tehnologies for Pulsed Appliations at Transistor
Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.2 Identiation of Figures-of-Merit for HPA Design . . . . . . 9
2.3 Eletro-Thermal Modelling of Transistors . . . . . . . . . . . 10
2.4 Ciruit Level Tehnologies and Design Methodologies for
Eient HPAs . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.5 MMIC vs. Hybrid Power Amplier Tehnology . . . . . . . 12
2.1 HPA Tehnologies for Pulsed Appliations at Transis-
tor Level
The most well known semiondutor materials for SSPAs inlude: Silion (Si),
Silion Germanium (SiGe), Gallium Arsenide (GaAs), Indium Phosphide (InP), Silion
Carbide (SiC) and Gallium Nitride (GaN). The material tehnology denes the limits
of operation of the transistor. Several Figures of Merit (FOM) an be used to asses
5
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the performane of RF semiondutor tehnologies. The Johnson FOM is the most
ommon of them, and it provides the power-frequeny limit for a given material. It an
be written as follows:
JFOM =
Ecr ∗ Vsat
2 ∗ pi
(2.1)
Where Ecr is the material breakdown eletri eld and Vsat is the saturated eletron
veloity. Materials with higher JFOM are able to operate at higher frequenies and
generate higher power levels. This is the ase of the wide bandgap materials, like SiC
and GaN, as it is shown in the table in Figure 2.1.
 
Figure 2.1  Table omparing dierent material properties from [1℄
A brief disussion on the most important semiondutor materials is provided here.
1 Silion (Si BJT, Si LDMOS, Si CMOS)
Silion is very heap, but by itself doesn't make very good high power ampliers.
Silion BJTs (Bipolar Juntion Transistors) and CMOS (Complementary Metal-
Oxide-Semiondutor) transistors appeared in the 1950s and 1960s respetively,
but they are not taken into onsideration for power amplier designs anymore
beause they annot deliver high power or operate at high frequenies. Silion
LDMOS (Laterally double diused Metal Oxide Semiondutor) is a tehnology
that has been improved during the last years, and it is suessfully used to generate
high power levels at frequenies up to 4 GHz. The new generation of LDMOS
devies an be operated at 50 V, ahieving higher output power and using lower
urrent levels.
2 Gallium Arsenide ( GaAs pHEMT, mHEMT, HBT, MESFET)
GaAs is a mature tehnology that was developed in the 1970s, and it has ex-
periened an inredible growth in the last 15 years due to the wireless market.
This tehnology will never be heaper than silion, due to initial material osts.
The parts are more fragile than silion, and the thermal dissipation is not opti-
mal. Furthermore, this tehnology is limited in RF power due to the low drain
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bias breakdown voltage. GaAs an not provide the power, linearity and eieny
required for the next generation of HPAs.
GaAs HBTs (Heterojuntion Bipolar Transistor) operate vertially, in ontrast
to the horizontal operation of Field Eet Transistors (FETs). The fabriation
proess is heaper than other GaAs proesses, but it presents thermal problems,
amongst others.
GaAs pHEMT (Pseudomorphi High Eletron Mobility Transistor) was developed
in the 1990s and it is used at up to 50 GHz. "Pseudomorphi" implies that
the semiondutor is not just GaAs, but it also ontains Aluminium or Indium
(AlGaAs or InGaAs).
GaAs mHEMT (Metamorphi High Eletron Mobility Transistor) performs at
more than 100 GHz. "Metamorphi" implies that the lattie struture of GaAs
is buered using epitaxial layers to gradually transform the lattie onstant so it
mathes with the one for InGaAs. InGaAs is normally grown on InP, whih is
expensive and fragile ompared to GaAs.
GaAs MESFET (Metal Semiondutor Field Eet Transistor) tehnology is lim-
ited to Ku-band or lower frequenies and it may be abandoned soon, beause it
doesn't ost muh more to fabriate pHEMT or mHEMT on GaAs, and these
tehnologies oer higher performane.
3 Indium Phosphide (InP HEMT, HBT)
Indium phosphide HEMT tehnology has the upper frequeny reord, being used
to design Terahertz devies. Regarding the disadvantages, it is extremely fragile
and expensive. Indium phosphide (InP) HBT has superior low voltage perfor-
mane ompared to GaAs HBT.
4 Silion Germanium (SiGe HBT)
SiGe HBT has been developed in the reent years, and it was originally predited
to beat GaAs. But this did not happen, sine the tehnology performane in
terms of noise gure and power is not as high as for GaAs. Designs up to 70GHz
have been reported. If the upper frequeny of SiGe is extended, the breakdown
voltage is redued to levels as low as 1 V. This means that the ampliers are not
really able to provide high power levels.
5 Silion Carbide (SiC LDMOS, MESFET)
SiC suers from poor eletron transport properties, whih hinders its use in very
high frequeny ampliers. It has also been limited by expensive substrate wafers,
and it performs worse than GaN.
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6 Gallium Nitride (GaN HEMT, HFET)
GaN development started in the late 1990s, and devies were rst released into the
market around 2005. The tehnology has progressed extraordinarily fast thanks
to the upsurge of the wireless base station market. GaN material presents very in-
teresting intrinsi properties for high power amplier design, suh as withstanding
high voltage levels, wide bandgap, high power densities, high breakdown voltage
and high urrent handling [1℄. Substrates for GaN are either Silion Carbide,
Sapphire, or Silion. SiC is an exellent heat-sink, having muh higher thermal
ondutivity (400W/mK) than Silion (140W/mK). If the GaN transistor is epi-
taxially grown on semi-insulating SiC substrates, the heat dissipation is notably
improved whih means lower temperature rise due to self-heating. But GaN on-
silion is heaper than GaN on-silion-arbide. When omparing GaN with other
tehnologies it is important to highlight that:
• The JFOM is 15 times larger for GaN than GaAs.
• GaAs mobility of the arriers is muh better, but the high eletron saturation
veloity of GaN HEMTs ompensates for the relatively lower mobility.
• The breakdown voltage is around ten times larger than that of Si and GaAs.
• GaN has a reord in power density, and devies with power density ten times
larger than of GaAs have been demonstrated. The other tehnologies require
larger area devies and larger urrents to generate higher power levels. This
implies higher parasiti apaitanes and lower impedane levels, ompliat-
ing the mathing network designs and limiting the operating frequeny and
the bandwidth. The higher power densities up to 20 W/mm reported for
GaN yields to a smaller die size and in priniple more easily realized input
and output mathes. Normal power densities for reliable devies are around
5-7 W/mm.
• GaN an operate at higher hannel temperature than GaAs, Si or SiGe.
• In ontrast to SiC, GaN an form heterojuntions. This implies that GaN
an be used to fabriate HEMTs, while SiC an only be used to fabriate
MESFETs, whih present worse performane.
GaN is beoming a well established semiondutor material that an be used in a
broad range of iruits inluding power ampliers, low noise ampliers, swithes
and others. It ontributes reduing the system size and enhaning transmission
rates and radar target detetion. Furthermore, the robustness of this tehnology
has allowed to remove traditional omponents with devie protetion funtions
suh as ferrite isolators or limiters.
Up to C-band, the ompetitors of GaN are mainly SiC and Si LDMOS. They
have very ompetitive pries. At higher frequenies, SiC and Si LDMOS annot
be used, while GaAs an be used but with muh lower power densities than GaN.
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A lot of researh has been onduted in the last years to redue surfae trapping
eets through proess improvements [26℄,and to improve the long-term reliabil-
ity of the devies [711℄. In spite of this rapid progress, muh work still remains
to be done for GaN devies. Among the researh topis that have to be addressed
we an highlight three:
• Researh on thermal management and new pakages. Thermal management
of the devies has already been improved through wafer thinning [1217℄.
Thinning the substrate eetively redues the thermal resistane of the devie
and the via-hole indutane. Further improvements are required, and new
arrier materials like Aluminum Diamond should be investigated.
• Push GaN higher in frequeny. Results have already been published with
GaN up to 500 GHz. One of the key issues towards ahieving higher fre-
queny with GaN is how to thinner the gate during fabriation. New E-beam
fabriation tehniques are being investigated.
• Researh on eieny enhanement at higher frequenies.
2.2 Identiation of Figures-of-Merit for HPA Design
The most important parameters for the design of an HPA are desribed here:
• Bandwidth.
• Group delay.
• Gain. It an be traded for bandwidth.
• Saturated power and output peak pulsed power. It depends on the devie periph-
ery size. In mature tehnologies, the output power dereases following 1/f
2
.
• Maximum frequeny of operation. It is determined by the material and the phys-
ial size of the transistor. In a FET transistor, the gate length determines the
maximum possible frequeny of operation, sine the gate length is diretly related
to the hannel length.
• Power Added Eieny: This is the key in order to redue size, weight and ost,
and inrease reliability through lower power dissipation. Eieny an be traded
for output power.
• Linearity. This is very important for appliations using digital modulations like
basestations, but it is not so ritial in radar appliations. Linearity an be traded
for eieny.
• Maximum urrent and voltage levels to operate within the Safe operating area
(SOA).
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2.3 Eletro-Thermal Modelling of Transistors
Transistor non linear modeling has been addressed for many years, but the auray
of the models has always been questionable. Therefore many people used to design
power ampliers based on experimental work. Nowadays, the transistor models are
muh more trustworthy, and there is an inreasing tendeny to use models as a valuable
tool for designing power ampliers. This allows a redution in the number of trials
needed to have a suessful design. For a detailed disussion on this topi refer to [18℄
and [19℄. It is possible to identify two kinds of models:
1. Physial models. These models are based on non linear partial dierential equa-
tions and quantum-mehanis equations implemented in a simulator using nite-
dierene or nite-element methods. The main disadvantage of the method is
that these equations have a huge omputational ost, and the auray an be
ompromised depending on the numerial tehniques used. This modeling teh-
nique is not useful for iruit design, but it is very pratial during the transistor
design stage.
2. Measurement-Based Equivalent Ciruit Models in whih the DC I-V and S-parameter
measurements are used to build a network of equivalent iruit omponents. This
is typially used for small-signal models. Large signal model an also be obtained
using omponents that are dependent on the large-signal voltages. Mathemat-
ial funtion tting tehniques an be used after extrating the network model
to obtain an equation model without physial meaning or to build a table-based
model.
It is important to inlude memory eets in the models. They an be reated by the
transistor in itself or by the external iruitry. Two dierent types an be distinguished:
• Short-Term memory eets that have harateristi times lose to the frequeny of
operation. They an be amongst others due to the harge stored in the transistor
or the assoiated reatanes. It is possible to perform measurements to inlude
these eets in the model.
• Long-Term memory eets take plae in a timesale muh longer than the period
of the RF signal. The soures of these eets inside the transistor are thermal
gradients and harge trapping. The thermal eets onsist of variations in the
hannel temperature due to previously amplied signals. Charge trapping eets
our due to imperfetions in the semiondutor layers. GaAs and GaN FET
transistors are aeted by this problem.
There are several transistor parameters that vary with the temperature suh as
the threshold voltage, pinh-o, breakdown voltages and the mobility and saturation
veloity of the harge arriers in the hannel. It is diult to guarantee isothermal
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onditions in pulsed appliations. Therefore, it is very important to generate oupled
eletro-thermal models by using parameters obtained from pulsed measurements at
dierent base-plate temperatures.
2.4 Ciruit Level Tehnologies and Design Methodologies
for Eient HPAs
Power ampliers an be lassied into two big groups:
• Ampliers lassied depending on the ondution angle determined by the DC
bias point. They inlude lass A, AB, B and C [20℄.
• Swithing mode power ampliers, inluding, among others, lass E, D, F and
inverse lass F.
In HPA design the power eieny is a key issue, sine it relieves thermal dissipation
problems, inreases the reliability and redues memory eets. In spae appliations,
it is one of the most important parameters, sine the available power from the satellite
panels is limited. The eieny is largely iruit-ontrolled, but it also depends on some
devie features.
Many HPAs for radar appliations use lass C operation. This gives a good eieny
for a single transistor stage, but normally, lass-C has suh a low gain that the eieny
advantage is lost when using additional stages.
Swithing ampliers are foused on improvement of power added eieny by using
two onepts:
• Avoiding the overlapping in time of voltage and urrent waveforms at the drain
intrinsi referene plane.
• Controlling the harmoni loading onditions to inrease the swing of the funda-
mental tone at the output. The ontrol of the harmonis is implemented with
parallel or series tuning.
Swithing mode ampliers have reeived muh attention in the last years, espeially
sine the introdution of GaN HEMTs. Class E ideal iruit model onsists of an ideal
swith, a parallel apaitor, a simple resonant iruit and a load [2124℄. The theoretial
eieny is 100%, beause simultaneous high voltage and urrent are avoided aross
the transistor. In pratie, the PAE is limited due to parasiti apaitanes, resistanes
and pakage indutanes. At lower frequenies, around 400 MHz, very high eienies
exeeding 80% have been ahieved [23℄, but, as the frequeny is inreased, the eieny
is redued drastially, espeially if high power is required. Class F or inverse Class F
HPAs an generate greater power than lass E. They use deep lass AB biasing. The
ideal lass F HPA operates with square-wave drain voltage and half-sine shape urrent.
In this way, DC-power is not dissipated in the iruit, sine either urrent or voltage
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is zero at any instant. The theoretial eieny is 100%, and high eienies reahing
85% PAE at 2 GHz have been reported in [25℄. The inverse lass F amplier has square-
wave urrent and half-sinusoidal voltage outputs. Theoretially, it should present the
same performane than the lass F. In pratie, the eieny of the lass F and inverse
lass F ampliers is limited by the transistor drain to soure apaitane, the losses in
the hannel due to the on-state resistane, the knee voltage and the losses in mathing
networks. GaN is a good andidate to be used in this type of ampliers, sine a high
frequeny of operation with respet to the fundamental is required in order to generate
the higher order harmonis needed to shape the drain waveforms. For proesses with
lower ft suh as LDMOS, it is more diult to shape the waveforms.
Series tuning is the preferred option for high eieny ampliers when there are very
low impedane levels involved [21℄. This means that the urrent entering the transistor
is kept sinusoidal. This is in ontrast to the lassial lass A, AB, B and C RF-power
amplier onepts, where parallel tuning fores sinusoidal voltages.
Other popular eieny enhanement tehniques that require more umbersome
hardware set ups inlude Doherty PAs, Push-pull HPAs and dynami power supply
approahes like envelop traking [2630℄.
• Doherty ampliers allow inreasing the eieny while operating in bak-o, but
with a limited bandwidth [3137℄. The Doherty methods are often omplex to be
implemented, and in pratie they seldom reah a total PAE above 50%.
• Push-pull PAs use two equal devies driven by out of phase signals. The tehnique
improves the eieny and the linearity, but the main disadvantage is the diulty
to fabriate balun transformers at high frequenies, used to ombine both devies.
At low frequenies impressive push-pull results have been demonstrated. A L-
band GaN HEMT PA delivering 500 W pulsed power with 49% PAE is presented
in [38℄. A omparison between push-pull and Doherty amplier performane an
be found in [39℄.
• Envelop traking tehnique onsists of sampling the input power to dynamially
adjust the drain or gate bias towards eieny improvement. This tehnique is
also known as drain modulation.
2.5 MMIC vs. Hybrid Power Amplier Tehnology
It is possible to lassify the Solid State High Power Ampliers into Hybrids and
MMICs. On the one hand, a Hybrid onsist of a disrete semiondutor power bar,
premathed strutures like MOS apaitors, and external mathing, ombining and
biasing networks built using another substrate material. Cerami based substrates are
suitable for high power appliations. Often, the substrate used has a very high dieletri
onstant to allow miniaturization of the networks. Furthermore, the external substrates
are usually muh heaper than the semiondutor material. Both the transistor dies and
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the dieletri material piees are mounted inside a pakage, and interonneted using
bondwire arrays. On the other hand, an MMIC integrates the GaN transistor dies, the
mathing, ombining and bias networks in the same piee of semiondutor material.
At frequenies below 6 GHz, it is typial to nd Hybrid pakaged transistor power
bars. At frequenies above 6 GHz, MMIC solutions dominate the market, and it is
hallenging to nd Hybrid solutions, sine the pakage and bondwire parasitis beome
inreasingly important at sizes omparable to the operating wavelength. But Hybrid
solutions above C-band have two main advantages that make them worth further in-
vestigation: the redution in semiondutor area needed, therefore drastially reduing
the nal ost, and the possibility of implementing the external mathing and biasing
networks on very low loss substrates, thus improving output power and eieny a-
pabilities. Alumina substrate has e.g. 10 times lower loss tangent at 10 GHz than SiC
semiondutor, whih is the most ommonly used substrate for GaN transistors
The main advantage of the Hybrids is their prie, sine the amount of semiondutor
required is muh smaller than for the MMICs. This espeially applies for tehnologies
that are in their rst ommerialization stages like is the ase of GaN. One of the main
disadvantages of the Hybrids is the presene of bondwire transitions between substrate
and power bar. They have to be arefully modeled and simulated with EM software.
Furthermore, the bondwires introdue additional losses, ouplings and larger module-
to-module dierenes. As a onsequene, the spreads in the response of the Hybrids are
typially larger than for the MMICs. Hybrids have in general only one stage. Therefore,
lower gains than the MMICs are ahieved, and big external drivers are required. Multi-
stage Hybrid ampliers would require a more omplex mehanial assembly proess
and a very areful design and modeling of the interstage mathing network and the
bondwire transitions. Furthermore, in a two stage design, the driver/booster ratio
an be ontrolled to ahieve higher overall eienies and larger bandwidths. The
bandwidth is aeted by the driver/booster ratio sine the impedane transformation
needed in the interstage mathing network does inuene the bandwidth [40℄. This is
the reason why MMICs are usually more broadband than the Hybrids.
The MMIC ahieves a muh more ompat solution and they use the ative area
more eiently, usually ahieving larger power densities. But the Hybrids are usually
ahieving larger peak power levels.
In both MMIC and Hybrid solutions, via hole tehnology and bakproessing to
thinner the wafer produes higher performane, sine it improves the heat dissipation.
Mirostrip over oplanar tehnology is also preferred [41℄.
Along the next hapters, the design proess of a 50 W C-band MMIC and a 100 W X-
band Hybrid will be overed in detail. The designs presented here are of speial interest
beause it is diult to nd publiations in literature about MMICs at frequenies
under C-band and Hybrids at X-band.

Chapter 3
C-band GaN MMIC High Power
Amplier for Next Generation of Radar
Remote Sensing Satellites
This hapter desribes the design and experimental performane assessment of a
Solid State C-band High Power Amplier using MMIC GaN tehnology from United
Monolithi Semiondutors (UMS). The design will be used as a baseline for future
developments of the next generation of T/R modules used in European Remote Sens-
ing satellite radars. The two stages MMIC HPA feature a 6730 X 3750 µm2 ompat
footprint. The driver stage omprises two 16X100 µm ells, and the output stage four
16X150 µm ells in parallel. The transistors use Vdd=30 V and low quiesent ur-
rent biasing onditions. The overlapping between simulated drain urrent and voltage
waveforms is minimized, thus providing good power added eieny.
Pulsed high power measurements provided good results. The maximum average
power level measured under pulsed operation was 47.26 dBm (53.16 W, Gain=15.9 dB)
at a frequeny of 4.74 GHz. Similar values were obtained between 4.6 and 5.1 GHz.
The maximum overall PAE measured using alibrated urrent sensors was 55.8% at 4.9
GHz (Pout=47.19 dBm and Gain=17.51 dB). These maximum power levels and PAEs
were measured when the devie was working at ompression points between 2.5 and 3
dB. These results are in good agreement with the simulated values.
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3.1 Motivation
The urrent Sentinel satellite T/R module onguration onsists of two 5610 x 4510
µm2 paralleled 11 W GaAs MMICs with PAE=36.9%. This power level is lose to the
tehnologial limit of GaAs for a single hip. ESA plans to implement a new alibration
mode for a next generation of Sentinel that requires reduing 10% of the reeiving
window, therefore degrading the SNR. In order to maintain the resolution, one option
is to inrease the transmitted power to 40 W. Two solutions are foreseen: the rst
one onsists on parallel four 11 W GaAs transistors. But the losses in the ombining
struture (0.4 - 0.6 dB) would redue the overall PAE to 31% while delivering 38 W.
There would also be an inreased risk of malfuntion due to imbalanes between the
parallel stages and inreased spreads reated by the bondwire arrays and transitions.
The seond solution is to use the benets of GaN tehnology to design a more ompat
and eient 40 W MMIC using a single hip as it will be desribed within this hapter.
The C-band MMIC presented in this work has been fabriated at the UMS foundry
using an early revision (iteration 1) of their proess GH25. It uses 0.25 µm gate length
and is intended for MMIC design up to 20 GHz. A pratial realization of the MMIC
is shown in Figure 3.1.
3.2 State of the Art at C-band
It is diult to nd MMIC designs at C-band, and the most part of the designs
reported at this frequeny band are hybrid based.
The benets of MMIC tehnology over hybrid for spae appliations are well known:
a very ompat footprint and inreased reliability. In GaAs tehnology, the best MMIC
reported is the one used in the urrent Sentinel satellite providing 11 Wwith PAE=36.9%.
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Figure 3.1  Fabriated C-band MMIC HPA (6730 X 3750 µm2 )
Hybrid GaAs designs have been reported delivering power levels between 20-27 W with
PAEs around 60-70% as shown in [42℄ and [43℄.
Looking at GaN tehnology, a 70 W High Power Amplier with PAE = 50% has
just been reported by TNO in [44℄. The design uses an output stage periphery of 16
mm in ontrast to the 9.6 mm used for the design presented here. Comparing both
designs, the design from TNO holds the reord in output peak power level, but it uses
less eiently the ative area. Furthermore, a 20W pulsed power amplier with 40%
PAE at 5.75 GHZ has been published in [45℄. It is also possible to nd ommerial
broadband MMICs with output power levels between 25-35W and PAEs around 30%
[46℄ [47℄.
The most part of the published work is hybrid-based with outstanding power levels,
ombining typially two or four GaN power dies in parallel and ahieving pulsed power
levels ranging between 100-343 W and PAEs from 31% to 57% [4853℄.
The work presented here represents, to the best of my knowledge, the highest two-
stage eieny (55.8%) ever reported on a single hip MMIC design at C-band for power
levels above 50 W.
3.3 MMIC Design Proess
In this setion, the design proedure of an MMIC is desribed. Table 3.1 shows the
speiations required for the High Power Amplier. The speiations require entral
frequeny of operation at 5.4 GHz, total output power >40 W, PAE> 45% and 150 de-
grees maximum juntion temperature when using a baseplate temperature of 80 degrees.
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f(GHz) 5.404
Bandwidth(MHz) 400
Pout(W) >40
Gain(dB) >20
PAE(%) >45%
Flatness over BW(dB) 0.1
Input RL(dB) >14
Bakside Temperature (
◦
C) 80
Vds(V) 30
Max. juntion T a 150
Table 3.1  HPA Speiations
The most important requirement in this ase is the overall Power Added Eieny, sine
the devie is designed to operate in spae, where the DC supply provided by the solar
panels is limited, and any saving in this respet is always welome. Furthermore, the
juntion temperature depends a lot on the eieny, and this issue beomes ritial,
sine the heat has to be dissipated only by ondution in the spae environment. The
frequeny of operation is just at the border between the reommended appliations for
hybrid tehnologies using transistors with 0.5 µm gate length and the MMIC proess
using 0.25 µm gate length. Designing in the lower frequeny range of the MMIC pro-
ess implies the need of a relatively large MMIC area and also the need of lumped
omponents with values lose to the maximum ones available for this proess. Sine the
projet shared wafer run with another design, the MMIC size was onstrained by the
foundry to a maximum of 6730 X 3750 µm. The 0.1 dB 400 MHz bandwidth (7.5%)
is a very hallenging requirement. At the urrent stage of maturity of the tehnology
proess it is not worth to target this auray in the atness. This is beause the design
kit libraries are still under development and the nonlinear models used for the design
were not obtained from measurements using the same transistor version than the one
that is used for the fabriation.
One the speiations are lear, the design approah that is followed omprises:
• Tehnology feasibility assessment
• Small and large signal transistor model validation using load pull measurements
• Seletion of the MMIC topology (number of stages, ell sizes)
• Seletion of biasing point and operation priniple
• Design using the validated nonlinear model in a harmoni balane simulator
• Stability analysis
• Mathing network synthesis
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• Passive omponents 3D EM simulation and spreads evaluation.
3.3.1 Tehnology Feasibility Assessment
The rst step was to evaluate the performane of the tehnology, in order to selet
the amount of ative area required in order to fulll spes. An on-wafer isothermal
load-pull measurement ampaign was performed over a small 8x75 µm v1s transistor
ell, similar to the one shown in Figure 3.2. This ell size was hosen beause there
were no bigger ones available inside the wafer.
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Figure 3.2  Power sweep measurement at 5.4 GHz over the 8x75 µm v1s GaN transistor
ell shown on the left side. At P3dB the ell delivers 34.4 dBm that orresponds to 4.6
W/mm and performs with PAE=63.7%. The hunk was stabilized at 40 degrees and the
seleted biasing point was Vdd=30 V and Id=13.5 mA
The graph in Figure 3.2 presents an example of a power sweep measurement over
the mentioned ell at 5.4 GHz and up to the 3 dB ompression point.
The data in Figure 3.3 show load pull measurements at onstant 3dB ompression,
where the load impedane is swept at the fundamental frequeny, while the 2nd and 3rd
harmoni impedanes are kept xed to an optimal value. The load/soure impedanes
were initially seleted using the optimal values obtained from ADS Harmoni Balane
(HB) simulations and afterwards tuned using load pull measurements. All the measure-
ments were performed with the hunk at 40 degrees and the seleted biasing point was
Vdd=30 V and Idd=13.5 mA (22 mA/mm). Figure 3.3a shows the ontours for PAE,
while 3.3b shows output power ontours. Power densities up to 6 W/mm and maxi-
mum PAE of 68% were measured at 5.4 GHz. This information was useful to selet the
total gate periphery needed to meet the spes. The foundry reported maximum power
levels above this limit for this tehnology, but they reommend operating at lose to 4
W/mm and not surpassing the 6 dB ompression point. Power Added Eieny >45%
is feasible, as it was observed during the measurements.
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Figure 3.3  Fundamental impedane load pull measurement at onstant 3 dB ompression
for a 8x75 µm v1s ell with 2nd and 3rd harmoni xed. (a) Measured PAE showing PAE
max. 68% (b) Measured Pout showing Pout max. 35.65 dBm whih orresponds to 6
W/m.
Figure 3.4 shows I/V urve measurements orresponding to 8x75v1s devies. The
urves show an atypial behavior inside the linear area, lose to pinh-o. This might
indiate the presene of trapping eets in the devies.
Figure 3.4  I/V urve measurements over 8x75 µm ell
3.3.2 Seletion of MMIC Topology: Number of Stages and Cell Size
The size of the unit ell, number of gain stages, bias point and operational mode
were seleted to obtain a design fullling spes.
A shemati of the preliminary power budget is shown in Figure 3.5 together with
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a view of the nal layout design of the MMIC.
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Figure 3.5  Initial power budget of the full MMIC design
Two stages were seleted to ahieve more than 20 dB power gain. A single stage
would not be able to provide the required gain, and three or more stages would imply
a lower assoiated PAE. The driver stage operates in the linear region, well under the
1 dB ompression point, while the output stage operates around the 3 dB ompression
point.
The maximum output power available from a unit ell inreases with the size of
its gate periphery. At the same time, the ell gain is redued. Inreasing the ell
gate periphery implies augmenting the length and/or number of transistor ngers. As
an eet, the ell gate-soure apaitane, the soure indutane, the amount of heat
dissipated by the ell and the urrent phase errors between ngers inrease as well. The
transondutane is also an inverse funtion of the hannel temperature. A high gain
per stage is an advantage beause it ontributes to a higher PAE. This is one of the
reasons why small ells are typially used. Normally a gain of around 10 dB per stage
gives good PAEs [54℄ p.161.
In the urrent design, the driver stage omprises of two 16X100 µm ells (3.2 mm)
and the output stage of four 16X150 µm (9.6 mm) ells in parallel. The ell size of
the driver stage was seleted to deliver the required power to the output stage, while
operating at 3 dB bak-o from the 1 dB ompression level. The driver stage was
atually slightly oversized. The output stage to driver stage periphery ratio is three.
The size of the ells at the output stage was seleted to deliver 40 W being operated at
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5.2 W/mm and, at the same time, to t physially in the vertial diretion of the given
tile size. The power density level required is higher than the 4 W/mm reommended by
the foundry. However, the measurements showed it is at these higher power densities
that the ahieved eieny is higher. In the alulations, the output mathing network
losses were estimated to be between 0.6 to 0.8 dB at this frequeny.
Another option would have been to ombine 8 ells of 8x150 µm (9.6 mm total
periphery) or 8 ells of 16x 100 µm (12.8 mm), but the physial spae was limited.
Moreover, in these ongurations the neighboring units ells had to share the soure
vias in order to t in the vertial MMIC diretion. Sharing vias would mean an inrease
of the soure indutane per ell. As a result, the gain would derease and the risk
of osillations would inrease beause of the higher negative feedbak eet. This was
observed in HB simulations performed in ADS. The eet of paralleling more ells also
involves important loss of gain if there are phase imbalanes when feeding the ells.
These relatively large ells were still providing more than 10 dB gain per stage, and
therefore still allowed good PAE's.
3.3.3 Seletion of Optimal Soure and Output Loads
UMS provided both on wafer oplanar transistor ells and died mirostrip devies
shown in Appendix A. The hosen ell size for the measurement ampaign was the
one loser to the ells used in the MMIC design (16x150 µm and 16x100 µm). Several
versions of the transistors were provided with dierent physial distanes from the gate
to drain ontats in order to modify the performane and breakdown voltage. Version
v1s was the nal one used for the wafer manufature.
The load pull test bed shown also in Appendix A was installed in the RF Payload
Systems Division Laboratory at ESA ESTEC to validate the large signal models and
also selet the optimal load and soure impedanes for the transistors in order to ahieve
maximum PAE [5558℄.
Thermally ontrolled load pull measurements were performed on-wafer over a opla-
nar 8x75 µm v1s ell (devie number AS45), and over mirostrip 8x100 µm v9s died
devies attahed to a gold arrier using AuSn 80/20 solder preform. The load impedane
was tuned both at fundamental f0 and at harmoni frequenies (2f0 and 3f0), and the
soure impedane only at fundamental f0.
Measured load pull ontours were shown previously in Figure 3.3, where the load
impedane was swept at the fundamental frequeny, while the 2nd and 3rd harmoni
impedanes were kept xed to an optimal value, and the soure impedane was seleted
to keep the devie stable and at the same time provide a good mathing at the input.
Figure 3.6 also presents the measured transduer gain during this fundamental load
pull sweep. The maximum transduer gain measured for the ell was around 16.8 dB.
As expeted the impedanes giving better PAE are not the same as the ones allowing
higher output power or higher transduer gain.
Load pull measurements of the 2nd and 3rd harmoni impedanes were also per-
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Gain (dB)
Figure 3.6  Measured Transduer Power Gain during a fundamental impedane load pull
for a 8x75 µm V1S ell, while keeping the 2nd and 3rd harmoni xed. Maximum measured
value is 16.85 dB.
formed, while keeping the fundamental impedane xed at the value of the one per-
forming with higher PAE. But the data obtained was not as useful as the one obtained
from the fundamental load pull, as explained hereafter.
The tuners used for the ampaign were passive, and due to the losses in the test
set up between the onnetor of the tuner and the transistor ell under test, it was not
possible to present impedanes at the devie referene planes overing all the Smith
hart. The insertion losses in the path were on the order of 1.8 dB at 5.4 GHz, and they
were aused by a small oaxial able, the probe head and the transitions. It is possible to
get equations to nd out what is the maximum value of the magnitude of the reetion
oeient that an be synthesized with a load pull tuner one the losses of the path
are known [57℄. At the frequeny used here, the load pull tuner ould synthesize loads
with a maximum magnitude of reetion oeient of 0.75, at the 2nd harmoni the
maximum was 0.57 and 0.45 in the ase of the third harmoni. Figure 3.7a presents the
measured output power at 3 dB ompression levels during a 2nd harmoni impedane
load pull for the 8x75 µm v1s ell while keeping the fundamental and 3rd harmoni
xed to a onstant optimal value. It is also possible to observe the maximum area of
the Smith hart that is possible to over, and that the impedanes providing maximum
power levels are loated towards the area of high impedane level at the right hand side
of the Smith hart. However, it is not possible to say if the optimal load level is in the
unexplored area.
As it will be disussed later in more detail, it was deided to have the transistors
operating under swithing onditions in order to guarantee maximum eieny. The
harmonis were loaded at the transistor intrinsi plane with open or short loads. This
typially implies that the optimal values of the harmoni loads at the outer referene
plane of the transistor are loated at the edges of the Smith hart. The transistor
extrinsi parasitis afterwards transform the impedane level to a short or open at the
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intrinsi referene plane.
It was not possible to synthesize these impedanes at the edge with the tuners, and
therefore the information obtained from these harmoni load pull measurements was
only partially useful. The value of the seond harmoni was seleted from simulations.
As expeted, it was loated at the edge of the Smith hart in the same angular diretion
as the optimal value shown in the measurements of Figure 3.7a
Figure 3.7  (a)Measured Pout during 2nd harmoni impedane load pull for 8x75 µm
v1s while keeping fundamental and 3rd harmoni values xed to a onstant optimal value
(b) Measured Transduer Power Gain during soure impedane load pull over an 8x75 µm
v1s transistor ell, while keeping the fundamental load xed to a onstant value providing
optimal PAE and leaving 2nd and 3rd harmonis free.
Soure pull measurements maintaining ompression at 3 dB were also performed
for the fundamental tone, while keeping the output load fundamental at a onstant
value providing optimal PAE, and leaving the 2nd and 3rd harmonis free. Figure 3.7b
shows the measured transduer power gain during this soure pull. As expeted, the
maximum gain is loated in the edge of the swept area, in the diretion of the omplex
onjugated input impedane of the transistor, shown in Figure 3.7b with *. When
attempting to move the soure impedane in the diretion of the omplex onjugated
mathing input impedane, the devie was starting to osillate at some point. It was also
possible to observe that the measured gate urrent was inreasing from the µA range
to the mA range when we were moving towards the impedane areas where the devie
was osillating. Furthermore, a method to measure the input gate impedane of the
transistor operating under large signal onditions, while loaded with the tuner optimal
soure impedane, was implemented and tested. This method is based on measuring the
inident and reeted power with a dual diretional oupler. It is not reommended to
plae the oupler at the output of the soure tuner, lose to the transistor gate, sine the
losses generated by the passive tuner ontribute to further derease the Smith hart area
that ould possibly be overed with the passive tuners. It is therefore neessary to sense
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the inserted and reeted power levels with the oupler at the input of the tuner, and
afterwards de-embed the eet of the tuner. The input tuner had been haraterized
before measuring the input reetion of the tuner when the output is loaded with three
dierent well known standards.
As a result from this measurement ampaign, the load at fundamental frequeny
providing the best PAE performane was seleted for the nal design, as shown in Figure
3.8b. The optimal load at 2nd harmoni frequeny was seleted from CAD simulations.
Figure 3.8a also shows the ombination of loads providing maximum output power.
(b)(a)
Figure 3.8  Optimal ombination of loading onditions at fundamental (irles) and
2nd harmoni frequeny (ross) for 8x75 µm V1s ell with the devie working at P3dB
ompression point (a)Loads providing maximum Pout and (b)Loads providing maximum
PAE.
3.3.4 Small and Large Signal Model Validation
Transistor modeling is a very broad researh eld, and many publiations an be
found in the literature [59℄, [60℄. Two models for this tehnology were provided at
dierent time frames during the projet:
1. UNIBO model
This model was available from the beginning and it was developed by the Uni-
versity of Bologna using on-wafer measurements of the same transistors ells that
were tested during the load pull measurement ampaign. This ADS model for the
version v1s of the GH25 proess is based on look-up tables and it inludes thermal
modelling [61℄, [62℄. The model gave results lose to the measurements, as it will
be shown later, but it was omputationally slow, and some onvergene problems
were experiened.
2. UMS model
This model was provided by the foundry at a later stage. It is based on mea-
surements taken from version v3s of the proess and represents an equation based
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model that inludes traps and self heating eets. This one was used for the nal
design sine it is omputationally better and without onvergeny problems.
The models provided an be biased up to 35 V. In this ase Vdd=30 V was seleted
to explode the GaN advantage of using higher voltages, thus reduing urrent levels
and therefore losses. A larger operating DC voltage was not seleted sine high peak
voltages an be problemati in spae appliations. Typially the solid state transmitters
used in spae appliations are until now GaAs based, and they are supplied with low DC
voltages on the order of 5-15 V. Furthermore, the apaitors used in this GaN proess
an handle a limited peak voltage.
The model validation ampaign inluded both small and large signal thermally on-
trolled measurements. The UNIBO model is used for the omparisons shown here, sine
it was developed speially for this wafer run, but optimized for X-band frequenies used
in other projet parallel to this one. Figure 3.9 presents a omparison of the measured
and simulated small signal parameters for the 8x75 µm v1s transistor ell at Vds=30
V and Ids=30 mA. Good agreement is observed, espeially if we look at the input and
output impedane levels, while there is a small dierene in the gain of less than 1
dB. My experiene shows that the most important for a model is to present a good
agreement in the impedanes, espeially at the gate, where the input impedane level of
large power transistors is very small, and a broadband mathing beomes hallenging.
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Figure 3.9  Measured (red) vs. simulated (blue) small signal S-parameters for 8x75 µm
v1s transistor ell at Vds=30 V and Ids=30 mA
Large signal model validation omprises omparisons of power sweeps and load pull
data performed under CW onditions. The relatively low power levels delivered by the
small ell up to around 4W and the large area of GaN substrate available in the wafer for
power dissipation, imply only small dierenes between pulsed and CW measurements.
Figure 3.10a presents a omparison of the measured PAE and output power (dotted
line) and the simulated ones (ontinuous line) during an input power sweep performed
over the 8x75 µm v1s transistor ell at 5.4 GHz and using Vdd=30 V and Idd=13.6
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mA. The math between them is aeptable, and it is espeially good lose to the
3 dB ompression point (Pavs=23.73 dBm) and for small signal levels, in agreement
with the results shown during the S-parameter measurements. At intermediate input
power levels, there is a shift between measurements and simulations with respet to
the available input power. This an also be appreiated while omparing the measured
and simulated transduer gain, as shown in Figure 3.10b. This might indiate that the
input impedane model is not that aurate for these intermediate input power levels.
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Figure 3.10  Comparison of the measurements (dotted lines) vs. simulations (ontinuous
lines) during an input power sweep performed over the 8x75 µm v1s transistor ell at 5.4
GHz and using Vdd=30 V and Idd=13.6 mA (a) PAE in blue and Pout in red (b) PAE in
red and transduer gain in blue.
Figure 3.11a shows a omparison of the loation in the Smith hart of the load
delivering the highest output power during measurements and in the simulations, both
at 3 dB ompression. A good math is observed for the loation of the maximum power.
Figure 3.11b ompares the loation of the load delivering best PAE during measurements
and in the simulations, both at 3 dB ompression. In this ase, the agreement is not as
good as for the maximum output power, but still quite good, espeially if we observe
that the PAE drops very slowly while moving away from the maximum in Figure 3.3a.
The model reeived from UMS was also used to perform load pull simulations in
ADS, and the loation of the optimal impedanes giving best Pout and PAE were very
lose to the ones measured for the 8x75 µm v1s ell. But the maximum value of the
PAE and the output power obtained with the UMS model at those loations were more
pessimisti than both the measurements and the simulations using the UNIBO model.
This an be explained by the fat that the UMS model was developed for the iteration
v3s of the proess and the measured devies were belonging to iteration v1s.
3.3.5 Saling
After validating the nonlinear model for the 8x75 µm v1s ell, saling was required
in order to hoose the impedanes for the larger 16x150 µm v1s ells used in the MMIC.
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Figure 3.11  Comparison of load pull measurements(irles) vs. simulations (diamonds)
for the 8x75 µm V1s ell with 2nd and 3rd harmonis optimally terminated. (a) The irle
orresponds to Γ=0.44∠66.4 with measured Pout=35.65 dBm and the diamond orresponds
to Γ=0.48∠70 with simulated Pout=35.76. (b) The irle orresponds to Γ=0.66∠53.3
with measured PAE=67.9%, and the diamond orresponds to Γ=0.75∠68 and simulated
PAE=70.68%.
Figure 3.12 shows how the optimal loading impedanes moves along the Smith hart
after the saling both for fundamental and 2nd harmoni.
The UMS model was used for the most part of the full MMIC simulations, sine the
UNIBO models was very slow omputationally. Figure 3.13a shows load pull simulations
using the UMS saled model, where the fundamental tone has been swept while the 2nd
harmoni is plaed around the optimal area obtained also from load pull simulations.
The load stability irles are also plotted in blue in Figure 3.13b. All the irles that
ross the Smith hart Γ=1 irle orrespond to frequenies muh lower than 5.4 GHz,
while the irle at this frequeny is just touhing the edge of the Γ=1 irle in the Smith
hart. In order to be on the safe side, and to avoid osillations, the impedane seleted
at fundamental frequeny for the nal design is in the dark orange part of the swept
area that is loated farthest from the blue stability irles in Figure 3.13b.
Figure 3.14 presents a photo of the 16x150 µm v1s transistor ell fabriated in the
same wafer run as the MMIC, and a 2nd harmoni load pull simulation for this ell using
the UMS saled model.
3.3.6 Seletion of Biasing Point and Operational Conditions
Many eorts were required to establish the operation mode of the transistors and
maximise their power eienies by ADS simulations. Harmoni Balane (HB) sim-
ulations using Advane Design Systems (ADS) were performed in order to selet the
operation mode of the transistor ells and maximize their power eieny.
Figures 3.15 and 3.16 show the waveforms and load lines obtained at dierent nodes
of an HB simulation performed over four paralleled 16x150 µm v1s ells. I used the
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ZL8X75 (F0) = 34 + j71
ZL16X150 (F0) = (34 + j71)/4
ZL8X75 (2F0) = 3.9 + j68
ZL16X150 (2F0) = (3.9 + j68)/4
(a) (b)
Figure 3.12  Optimal output impedane loading loation (a) for the fundamental fre-
queny and (b) for the 2nd harmoni after the saling from the unit ell 8x75 µm to the
ell used in the design 16x150 µm
PAE (%)
(a) (b)
Figure 3.13  (a)Simulated PAE during fundamental impedane load pull for 4 paralleled
8x75 µm v1s ells using UMS model at 4 dB ompression point and 5.4 GHz. 2nd and 3rd
harmoni xed to a onstant value (b)Small signal stability irles are also shown.
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PAE (%)
(a) (b)
Figure 3.14  (a) 16x150 µm v1s transistor ell fabriated in the same run as the MMIC.
(b)Simulated PAE during 2nd harmoni impedane load pull for 4 paralleled 8x75 µm v1s
ells using UMS model at 4 dB ompression point and 5.4 GHz. The fundamental and 3rd
harmoni impedanes were xed to a onstant value.
UNIBO model and ideal loading onditions providing maximum power added eieny.
The four devies in parallel perform with PAE=70.4% and Pout=46.9 dBm while us-
ing Idddc=22mA/mm and Vdddc=30 V as DC biasing onditions. The waveforms in
Figure3.15 are measured at the external referene plane of the model that has been
shown previously in blue in the photo of Figure 3.2. The dynami load lines in red in
Figures 3.15a and b are plotted over the blue DC I/V urves. The dynami load lines do
not always move following the DC urves due to the presene of apaitive and indu-
tive parasiti extrinsi omponents in the model. This parasitis produe very dierent
urrent and voltage waveforms at the intrinsi plane of the model, as it is shown in
Figure 3.16. These waveforms orrespond to transistors operated in swithing mode,
and they explain the good eienies obtained in the simulations, sine the overlapping
between voltage and urrent at the drain is minimized as muh as possible. Further-
more, the dynami load lines in Figures 3.16 a and b follow the DC -IV urves quite
well, indiating that the intrinsi plane has been identied orretly. The waveforms of
a transistor operating under ideal swithing mode are shown in Figure 3.17, where a
semi sinusoidal drain voltage and a square-like drain urrent urve never overlap in time,
avoiding power dissipation and produing an ideal, perfetly eient amplier [63℄. In
the design presented here, the eieny is redued due to the swithing losses in the
transistor, when the drain to soure apaitor (Cds) is harged and disharged, and
also due to the power dissipation losses in the hannel resistane when the transistor is
onduting [21℄, [64℄. The waveforms are also useful to identify the peak voltage and
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Figure 3.15  Waveforms and load lines at the EXtrinsi transistor referene plane ob-
tained from an HB simulation performed over four paralleled 16x150 v1s ells (a) VgsIds
DC urves and dynami load line. (b) VdsIds DC urves and dynami load line. ()
Waveforms at the EXtrinsi referene plane
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Figure 3.16 Waveforms and load lines at the INtrinsi transistor referene plane obtained
from an HB simulation performed over four paralleled 16x150 v1s ells. (a) VgsIds DC
urves and dynami load line. (b) VdsIds DC urves and dynami load line. ()Waveforms
at the INtrinsi referene plane
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Figure 3.17  Ideal waveforms of a transistor operating in swithing mode.
urrent levels that will appear under large signal operation. The peak voltages up to
70-80 V shown in Figures 3.15 and 3.16 have to be onsidered arefully, in order to re-
spet the breakdown voltage of the transistors and espeially in this ase not to surpass
the maximum ratings of the apaitors [65℄. An assessment of the peak urrent levels
involved is useful to selet the dimensions of the metal traks and bondwire radius, in
order to avoid eletromitigation and large losses in the mathing networks [66℄, [54℄.
On the other hand, looking at the blue DC Vds-Ids urves of Figure 3.16b, it is pos-
sible to observe that the model inludes self heating eets beause when the transistor
is in the saturation region, with the hannel open and operating far from pinh-o, Ids
deays as Vds inreases. This orresponds to a redution of transondutane as the
temperature inreases beause more power is dissipated in the devie.
3.3.7 Mathing and Biasing Networks Synthesis
One the model has been validated and the nal impedanes have been seleted, the
next step is to synthesize these optimal impedanes while keeping attention to other
funtions and requirements of the mathing networks. The major hallenge in the design
was to math the low impedane levels at the same time at f0 and 2f0, while trying to
get as muh bandwidth as possible not only at f0, but also at 2f0.
Details of the design of the mathing networks will be provided in the next subse-
tions, where I will often refer to Figure 3.18.
34 Chapter 3. C-band GaN MMIC High Power Amplier
Figure 3.18  Fabriated C-band MMIC
3.3.7.1 Biasing Network
The design of the biasing networks should be done in suh a way that the struture
is invisible at RF and a short at DC. The traditional way to implement this is to use
a quarter wavelength transformer line loaded in the probe pad side by a apaitor or a
buttery stub that are a bypass (short) at the design frequeny f0 [67℄ p.514. But this
struture is not reommended in this partiular design due to restritions in the MMIC
area. In this ase a quarter wavelength struture over the GaN substrate oupies 5387
µm, more than the width of all the MMIC. Therefore, other more ompat strutures
have been used to synthesize the quarter wave transformer. In the biasing networks at
the gates of the transistor ells, where low urrents are involved, it is possible to use
a series indutor (8 in Figure 3.18) to redue the size of the quarter wave transformer.
In the ase of the biasing network at the drain of the transistors, the series indutors
annot withstand the high urrent levels expeted with peaks up to 3-4 A. A lumped
apaitor in parallel (2 in Figure 3.18) was used to redue the required line length.
These ompat quarter wave strutures are used to move in the Smith hart from the
short reated at RF by the big apaitor in the plae where the DC pads are loated
(1 in Figure 3.18) to an open in the plae where the biasing networks joins with the
rest of the ombining iruit (3 in Figure 3.18). The large apaitor (1 in Figure 3.18)
produes a short at f0 beause it is atually beoming indutive at our RF frequeny
due to the parasitis. This short also anels any loading eet of the DC probes at RF.
On the other hand, it is also important to onsider arefully where to insert the DC
biasing network in parallel with the mathing network. In general it is better to plae
it lose to the transistor ports, sine the impedane levels at that points are lower, and
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therefore the leakage through the bias network will be muh smaller, keeping the losses
under ontrol. But it is of ourse also possible to plae them in parallel in any other
point of the mathing network with low impedane level. The biasing network was also
used as part of the network that ontrols the response at the 2nd harmoni, as it will
be explained later in this setion.
The biasing network was atually one of the ritial strutures in the design limiting
the bandwidth due to its resonant-like behaviour. A quarter wavelength mirostrip
struture has a little more bandwidth than the ompat quarter wave transformers
used here. A solution to enlarge the bandwidth would be to use a struture with more
asaded segments. This was not done in this design sine there was no more physial
spae available.
3.3.7.2 Output Mathing Network
The output mathing network presents symmetry around the entre axis and it was
designed fousing basially on three issues:
1. Synthesize the load at fundamental f0 and seond harmoni 2f0 that provides
optimal PAE. [68℄, [69℄. Initially I intended to ontrol fundamental f0, 2
nd
har-
moni 2f0 and 3
rd
harmoni 3f0 impedanes, but nally I deided to fous only on
fundamental and 2nd harmoni sine there was a limited spae available and the
struture needed to ontrol the 3rd harmoni was also introduing extra losses that
were hindering the improvement in eieny. Aording to my ideal simulations,
ontrolling the 3rd harmoni impedane was providing only a 2-3% improvement
in eieny. Hereafter, I explain how I implemented the harmoni manipulation,
ontrolling the response at fundamental f0 and 2
nd
harmoni at the same time
[7077℄. The small apaitor in the irle number 10 in Figure 3.18 is a short
at 2f0 and, as was mentioned in the previous setion, the big apaitor with the
tag number 1 in the same gure is a short at f0. On the other hand, the quarter
wave transformer struture at f0 is a full wave transformer at 2f0. Therefore, the
biasing network transforms the short at 2f0 in a new short at the point where the
mathing network joins the rest of the iruit (3 in Figure 3.18). In this way, the
mirostrip fork ombining struture going from the output of the transistors in the
output stage to the plae where the biasing network joins the rest of the output
mathing network (3 in Figure 3.18) is used just to ontrol only the 2nd harmoni
impedane presented to the transistors. Sine the biasing network is setting a
short at the point where the biasing network joins the ombining struture, all
the elements plaed in parallel between that point and the output of the MMIC
are not aeting the 2nd harmoni mathing. The rest of the struture between
the point 3 in Figure 3.18 and the output of the MMIC is used to ontrol the
impedane loading level at fundamental f0. This tehnique is used to isolate the
strutures ontrolling the impedanes at f0 and 2f0, and in this way it is muh
easier to guarantee that they do not aet eah other.
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2. Creating a ombining network presenting low insertion losses (< 0.8 dB)
The insertion losses of the output network were ontrolled arefully, sine they re-
due the eieny dramatially [78℄. Therefore it is very important to understand
the dierent mehanisms generating losses:
• Finite ondutivity of the metal layer that omposes the mirostrip lines
• Parasitis in lumped omponents
• Dieletri losses in the substrate(tangent losses)
• RF Power leaked through the biasing lines
The metal used in MMIC design is typially gold. The nite ondutivity of the
metal has to be aurately estimated and annot be hanged, but the ross setion
area of the line an be inreased in order to redue the losses. The skin depth of
gold at f0 is around 1.1 µm, and as a rule of thumb it is typially reommended
to use around 5 skin depth of metal height in order to avoid extra RF losses and
waste of preious metals [79℄. The top metal layer used to reate the sandwihed
struture of the lumped apaitors an be used to fabriate thiker mirostrip
lines with 6.8 µm thikness instead of using only the regular metal layer with 1.8
µm thikness. In our partiular ase the losses were redued 0.3-0.4 dB when
using this feature. The drawbak of these thikened lines is that they are more
prone to present spreads in the line width than the normal 1.8 µm thik lines.
But the impat has been proved not to be relevant in our design sine the lines
used are quite wide. It is important to highlight that the width of the lines was
seleted to handle a maximum of 18-20 mA/µm following the indiations from
the foundry. In the worse ase senario, assuming that the output stage operates
at a PAE of just 40%, the average DC urrent required from the output network
biasing lines would be 3.3 A, and the minimum line width required would be 90
µm. At the end, lines of more than 120 µm width were seleted. Losses due to
nite ondutivity are also redued if the lines are wider.
The parasiti in the lumped omponents has to be taken into aount in order
to estimate the losses. In the present design, the use of lumped omponents
in the output mathing network was minimized, beause they introdue extra
losses. Smaller apaitors used in parallel in the iruit present larger parasiti
impedanes in parallel and therefore generate smaller losses than larger apaitors.
However, as a drawbak, the small apaitors are more aeted by the spreads
during fabriation than larger apaitors. Capaitors in parallel with the ombin-
ing struture are lossier in areas of the mathing iruit with higher impedane
levels, sine the impedane in that point is loser to the value of the parasiti
resistane. As an example, the losses of a 1.5 pF apaitor in a zone of the out-
put mathing network with impedane level of 4 Ohm was only 0.02 dB, while
the same apaitor was generating losses around 0.2 dB in a zone of 50 Ohm
impedane level.
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Furthermore, the breakdown voltage of the apaitors indiated by the foundry is
in the order of 40-50 V, and this peak values an be exeeded as it was shown in the
waveforms of Figure 3.15, reahing peak voltage levels up to 80-90V. Therefore,
instead of a single apaitor in paralell, two apaitors in series (4 in Figure 3.18)
had to be plaed in parallel in seleted plaes of the output mathing network in
order to withstand these levels, even thought this inreases the losses.
Simulations in ADS of the full output mathing ombining network were per-
formed and the power that leaks into the biasing network aounts for losses of
around 0.1 dB.
3. Provide the required bandwidth
It is important to provide the required bandwidth at f0, but also at 2f0. The
bandwidth of the 2nd harmoni has to be double than the fundamental in order
to keep high performane along all the band.
As it was mentioned before, one of the ritial strutures with respet to the band-
width was the biasing networks. But the bandwidth of the rest of the mathing
networks are important as well. For the rest of the output mathing network three
dierent methods of providing bandwidth were tested:
(a) During the mathing impedane proess I tried to stay with onstant small
Q fators in the Smith hart [80℄. The relationship between bandwidth and
Q fator is given by the following equation:
W3dB =
w0
Q
(3.1)
From the equation, it is possible to see that following low Q ontours will
imply having larger bandwidth. One of the ways of following low Q ontours
is to plae multiple networks in series reating a high order struture. But
this is not always possible as there is always a trade-o between the required
bandwidth and the physial spae available, the losses introdued by higher
order networks and the inrease in the spreads when networks with many
setions are introdued.
(b) It is possible use the parasitis of the lumped apaitors to reate small
loops in the impedane urve, as it will be shown later for the Intermediate
mathing network. This tehnique had the inonvenient that large apaitor
values were needed, and therefore losses of the output mathing network
were inreasing onsiderably. Therefore, this tehnique was not used for the
Output mathing network.
() After performing load pull simulations of the transistor ell at dierent fre-
quenies within the speied bandwidth, as shown in Figure 3.19, I tried to
follow the load pull ontours showing maximum PAE with the mathing net-
work design [8183℄, but I ould not nd a network being able to follow this
pattern while at the same time ontrolling the impedane at the harmonis.
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PAE(%)
(a) 5 GHz (b) 5.4 GHz (c) 5.8 GHz
Figure 3.19  Simulated PAE during fundamental impedane load pull for a 16x150 µm
v1s ell using UMS model at 4 dB ompression point and at dierent frequenies (a)5 GHz
(b)5.4 GHz ()5.8 GHz
Figure 3.20 illustrates the synthesized impedane by the output mathing network
(red urve) and the PAE load pull ontours for the 16x150 µm ell. It is possible to
observe that I simultaneously managed to ontrol the fundamental frequeny and the
2nd harmoni frequeny.
Figure 3.20  Synthesized output impedane (red urve) and load pull ontours showing
PAE ontours for the 16x150 µm ell (a) at fundamental frequeny f0 (b) at 2
nd
harmoni
frequeny 2f0.
Momentum 2.5D full-wave eletromagneti simulations of the lumped omponents
and mathing networks used in the MMIC had to be used in order to ensure auray.
The simulations inluded the detailed stak of layers for the GH25 proess provided
by UMS. Lumped apaitors and indutors were simulated, obtaining responses shifted
in frequeny, when ompared with the models available at the library. Full-wave sim-
ulations of the output mathing network were also performed inluding the lumped
apaitors. Figure 3.21 shows the 3D drawing of the simulated output mathing net-
work, two apaitors in series and an indutor.
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Figure 3.21  Detail of 2.5D ADS Momentum Eletromagneti Simulation of the Output
mathing Network, two apaitors in series and an indutor.
Moreover, Monte Carlo simulations of the full output ombining network onrmed
that the spreads were not aeting the performane signiantly, as shown in Figure
3.22a. But it is also important to say that the losses of the mathing network were
osillating 0.1-0.2 dB during the Monte Carlo analysis, even though the number of
lumped omponents was minimized, and this greatly helped to ontrol the spreads.
Monte Carlo simulations of the biasing network using 1000 trials were espeially
interesting in order to assess how the resonant like struture ould shift in frequeny
aeted by dierent d pad impedane loading onditions and spreads in fabriation
proess. The onlusion was that the struture was almost unaeted by the d probe
loading impedane and slightly aeted by the spreads in the apaitor value.
3.3.7.3 Interstage Mathing Network
The inter-stage mathing network was designed with fous on mathing the gates
of the output stage transistors with the impedane needed to transfer as muh power
as possible from the driver to the output stage. At the same time, it was also designed
load the output of the driver stage with the orret impedane. The driver is working
in a linear region, at least 3 dB under the 1 dB ompression point, and the impedane
seleted is the optimal one to ensure that the driver is providing maximum PAE at this
point of operation. The inter-stage impedane mathing is done diretly without the
need of going through the 50 Ohm point in the Smith hart.
The seleted soure impedane at the gate of the output stage was obtained from
load pull measurements and it is not omplex onjugated of the input impedane of
the transistor. From the simulations and measurements it was observed that the input
impedane of the transistor in this design is lower, and if omplex onjugated was
attempted, the devie was starting to beome unstable and osillate. In this partiular
ase, during the design proess of the interstate mathing network, the synthesized
soure impedane that the transistors at the output stage sees at the gate was seleted
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freq (5.1G Hz to 5.7G Hz)
freq (15.30G Hz to 17.10G Hz)
freq (100MHz to 20GHz)
          5.4GHz
impedance = Z0 * (0.292 + j0.528)
(a) (b)
Figure 3.22  (a) Monte Carlo analysis of the impedane seen by one of the output stage
transistors at f0. The parameters spreads are the d probe loading impedane and all the
apaitor values. 1000 trials are plotted. (b) Load impedane at the driver stage output,
synthesized by the interstage mathing network and showing the loop at f0 for inreased
bandwidth operation.
to be Zsoure=(15 +j18)/4=3.75 + j4.5. With this impedane the simulated gate input
impedane was Zgate=0.34 - j4.3. As said before, trying to onjugate math at the
gate reates a negative input impedane for the transistors. Therefore the tehnique
that was followed onsists of tuning the imaginary part, while the real part of the soure
impedane will be larger than the input impedane, reating mismath, but ontributing
to a stable design.
The low frequeny gain was ontrolled with the use of a parallel RC lumped struture
tagged with 6 in Figure 3.18. This high pass network kills the large gain of the transistors
at low frequenies avoiding low frequeny osillations, and it helps to ompensate the
devie gain roll-o ontributing to maintain the gain at aross the bandwidth of the
design. There is a ompromise between the maximum gain provided by the MMIC and
the improvement in stability that is ontrolled by the values of the RC network. The
RC network introdues extra losses at the transistors gate, but this does not have a big
impat in the MMIC overall eieny, sine the small signal gain per stage is still around
10 dB. The MMIC gain was designed to be at aross our bandwidth, ompensating
the typial gain roll-o slopes of the ative omponents with engineered slopes for the
insertion and reetion losses for both the input and inter-stage mathing networks.
A deoupling apaitor tagged with 7 in Figure 3.18 is also used to isolate the DC
biasing of the two stages. All the deoupling apaitors have to resonate at the design
frequeny f0 to minimize losses when plaed in series in the RF path.
The bandwidth of the interstage mathing network was arefully onsidered. It was
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ahieved by reating a small loop in the synthesized impedane around f0 in the Smith
hart by taking advantage of the parasiti omponents of the apaitors as shown in
Figure 3.22b. This tehnique involves the use of relatively large apaitors that are
lossier than smaller ones. But these losses in the interstage mathing network do not
have a big impat in the overall PAE of the MMIC, and they are atually needed to
keep the design stable.
3.3.7.4 Input Mathing Network
The input mathing network was designed taking are of the following aspets:
1. Insert as muh power as possible into the MMIC driver.
2. Control the stability of the MMIC using a parallel RC network tagged with 9 in
Figure 3.18.
3. Contribute to the MMIC gain atness along the bandwidth
The input mathing network mathes the input of the driver transistors to 50 Ohms
along the full bandwidth, allowing maximum insertion of power. The problem however
was that the mathing was not possible along the full bandwidth beause of the limited
hip area available for this network. Due to the lak of area, the input mathing network
is not broadband, and atually the mismathing dierenes between dierent frequenies
of the band are also used to ontribute partially to the attening of the MMIC gain.
For the next versions of the MMIC, it would be interesting to inrease the hip area
slightly in order to allow larger bandwidth of the input mathing network.
An indutor in series is used to reate a quarter wavelength struture in the biasing
networks loated at the gates of the transistors in both stages, and tagged with 8 in
Figure 3.18. The use of lumped indutors is possible sine the urrent levels onsumed
by the transistors at the gates are very small. The biasing networks at the gates have a
bandwidth slightly larger than for the biasing networks at the drains. A resistor is also
used in series with the indutor in order to improve stability at low frequenies. The
value of this resistor was seleted based on small and large signal stability analysis.
Moreover, in all the mathing networks I have also used large stabilization resistors
between the drains of the dierent ells, as well as between the gates, as shown in
the irles tagged with 5 in Figure 3.18. This was done in order to avoid odd mode
osillations, and large signal stability analysis at dierent frequenies demonstrated
that they were eetive [8486℄. Theoretially no RF urrents are owing through these
resistors if we assume that the voltage waveforms are symmetrial at both sides of the
resistors, and therefore there are no voltage drops along the resistors. A small resistor
was also plaed in series with the parallel bypass apaitors loated lose to the DC
pads, in order to have a resistive termination at the end of the biasing networks and to
ontribute to the stability of the design.
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3.3.8 Full MMIC Harmoni Balane Simulations
The nonlinear model was used together with the synthesized mathing networks
to perform Harmoni Balane simulations using ADS. The results from a nonlinear
simulation showing a power sweep for the full MMIC design at 5.4 GHz are presented
in Figure 3.23.
Figure 3.24 presents the overall two stages PAE, output power, and transduer gain
for a frequeny sweep at onstant input power Pavs=24 dBm, lose to 6 dB ompression.
As it an be seen, the simulated bandwidth is 450 MHz (5.1-5.55 GHz) for a gain
variation of less than 0.5 dB (22-22.5 dB), with orresponding output power of more
than 40 W (46-46.5 dBm), and a PAE variation of less than 3% (38% to 41% ). The
results are obtained using the UMS nonlinear model and also Momentum 2.5D full-
wave eletromagneti simulations of the mathing networks and lumped omponents
that uses the stak of layers for the GH25 proess provided by UMS.
Both small and large signal stability analysis were performed. The small signal
or linear stability analysis inluded an investigation of the stability irles and the
traditional Rollets fator. But this is ertainly not enough, mainly beause the method
does not guarantee the internal stability of the iruit [87℄. The large signal stability
overs even and odd mode internal stability analysis, and is based on the introdution
of a single- and multiple small perturbation in dierent internal nodes of the design
(Floquet Multipliers [88℄). A Harmoni Balaned simulation using mixer mode was
performed using ADS and afterwards the poles and zeros of the transfer funtion were
identied using the software tool STAN [89℄, [90℄. Harmoni Balane simulations using
Monte Carlo analysis were performed for the full MMIC using the spreads provided by
the foundry and hanging the loading impedanes at the DC biasing ports. The spreads
were shifting the response in frequeny and degrading the performane as it is shown
in Figure 3.25, but their inuene was minimized when the devie was operating under
high ompression onditions, as it an be observed in Figure 3.26, where 75 iterations
were performed using the reommended spread in the physial parameters. It was not
possible to present data at 6 dB ompression point where performane was optimal, for
the Monte Carlo frequeny sweep in Figure 3.25 beause there were problems with the
model onvergene at some frequenies.
3.4 Measurements
The photos presented in the Appendix B show the test set up that was built at
the Payload Division Laboratory at ESA ESTEC, the MMIC probed and ready to be
tested and other relevant photos from the measurement ampaign. Three dies were
mounted over two dierent types of arriers: CuMoCu arrier and aluminium diamond
arrier. I seleted the same dies that were partially tested on-wafer at UMS. The die S8,
mounted over a CuMoCu arrier, was the one used for all the measurements presented
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Figure 3.23  Simulation of full MMIC power sweep at 5.4 GHz using UMS nonlinear
model.
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Figure 3.24  Simulation of full MMIC frequeny sweep using UMS nonlinear model at
Pavs=24 dBm, lose to 6 dB ompression point.
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Figure 3.25  Simulation of the spread of the MMIC performane over a frequeny sweep
at onstant Pavs= 20 dBm (4 dB ompression point)
Figure 3.26  Simulation of the spread of the MMIC performane over a power sweep at
5.4 GHz
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hereinafter.
All the passives inluded in the test set up were previously alibrated and their
ontribution has been de-embedded from the measurements. After alibrating the full
test set up, the losses of a small on-wafer thru was measured using GSG probes with
200 µm pith. The losses measured were ranging between 0.1-0.15 dB while doing a
soure power sweep like the one used during the measurements afterwards.
During the devie DC biasing proedure, osillations were appearing when the se-
ond stage drain quiesent urrent was inreased above 126 mA. This problem was solved
by plaing a 20 Ohm resistor in series with the biasing network at the gate of both the
driver and booster stages. No eieny was lost sine the urrent levels in these branhes
are in the miro Ampere range. Furthermore, the DC probes supplied by UMS, and
shown in appendix B, already inlude resistors of 10 Ohms in series at the gate biasing
lines and a shunt apaitor of 22 pF at all the DC biasing needles. Stability was also
tested by using a small signal frequeny sweep from 100 MHz to 7 GHz (Pin= -40 dBm)
and observing the output at the spetrum analyzer. During the testing, it is important
to apply bias in the orret sequene in order to avoid damage of the transistors, and
also to limit the urrent levels of the DC supplies [91℄.
3.4.1 S-parameter Measurements
Figure 3.27 and 3.28 show S-parameter measurements of the full MMIC with the
referene plane at the tips of the GSG probes. The DC biasing onditions used during
the measurements inluded Vdd = 30V , Iddriver_stage = 70mA and Idoutput_stage =
278mA. Figure 3.27b shows the measured parameter S21 between the probe tips. The
measured small signal 3 dB bandwidth is 1.1 GHz, orresponding to 20.4%. Figure
3.28a shows the measured Rollets stability fator, well above 1 in this ase.
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Figure 3.27  MMIC measured S-parameters at the tips of the probes (a)S11 (b)S21
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Figure 3.28  (a)MMIC measured Rollets stability fator (b) MMIC measured S22 pa-
rameter at the tips of the probes
3.4.2 Pulsed Power- and Frequeny Sweep Measurements
Pulsed power measurements were done sweeping the power available at the soure
from 16 dBm to the 5 dB ompression point using steps of 0.3 dB. A pulse repetition
frequeny of 1 KHz and pulse length of 100 µs were used, orresponding to 10% duty
yle. Input available power (Pavs), Output power (Pout), Transduer Gain and PAE
were measured.
The Transduer Gain was alulated as the dierene between output power (Pout)
and the input power available at the referene plane loated at the tips of the RF probes
(Pavs). When there is perfet mathing at input and output (ΓL and ΓS are zero), the
small signal transduer power gain is equivalent to S21.
Power Added Eieny (PAE) alulations inlude the urrent onsumed by both
the driver and booster stages. PAE was alulated in two dierent ways:
1. The rst one, obtaining the onsumed urrent by measuring the voltage drop over
high preision small resistors in series with the DC biasing lines. This measure-
ment tehnique is more aurate than reading the urrent onsumed from the
GPIB buses of the DC soures. The DC urrents were measured aurately using
a 20 Ohm series resistor at the gates and a 0.5 Ohm resistor at the drains. The re-
sistors used for the measurements were alibrated for dierent urrent levels. This
method works well while doing CW measurements, but our experiene shows that
it is not optimal in the ase of pulsed measurements, speially for duty yles
under 10%.
2. The seond way of obtaining the PAE was to get aurate measurements of the
pulsed urrent with a alibrated urrent sensor that was outputting 0.25 mV/A
(Pearson Eletronis INC model 6595). The pulsed output voltage oming out of
the transformer was displayed over an osillosope. There was a deaying ringing
in the urrent onsumption at the beginning of eah pulse. This is due to the lak
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of large deoupling apaitors lose to the MMIC. Atually there were long ables
of at least 2 meters between the MMIC DC pads and the power supply terminals.
The mission of the deoupling apaitors, used in the biasing lines, is to stabilize
the voltage delivered to the iruit when there are onstant hanges in the urrent
drawn by the transistors, as it ours under pulsed operation, due to the swith
ON and OFF of the RF soure. The apaitors provide a soure of harge, in
order to provide the needed urrent as fast as possible without having drops in
the supply voltage. Large apaitors should be plaed lose to the MMIC during
future measurement ampaigns.
The two methods do not provide the same results when performing pulsed mea-
surements. This is mainly beause of the ringing in the long able between the supply
terminal and the MMIC DC pads. This ringing appears at the rst half of the pulse
and makes the average urrent measured over the resistor not to be aurate enough.
The PAE measurements shown hereafter are obtained using the seond method. The
measurements are aurate for pulsed operation, sine the value of the urrent used
in the alulations orresponds to the last part of the pulse, where the variations on
urrent onsumption and the DC voltage levels had fully stabilized.
The drain of the driver stage was biased using a dierent DC supply than for the
drain of the output stage. Both were also measured separately.
Pulsed power sweep measurements were reorded from 4.8 to 6 GHz. Gain and
Output Power data were sampled using frequeny steps of 50 MHz, and PAE data was
obtained using frequeny steps of 100 MHz. The DC biasing onditions used during
all the pulsed measurements were the same as the ones used during the S-parameter
measurements, Vdd = 30V , Iddriver_stage = 70mA and Idoutput_stage = 278mA.
Figure 3.29 shows the measured MMIC Pout in blue, Gain in red and PAE as a blak
dotted urve during a pulsed soure power sweep at 5102 MHz. Power sweeps at other
frequenies are not shown here for onveniene, but the data retrieved was used to build
the frequeny sweep with onstant Pavs shown in the AppendixC. During the ampaign,
the maximum average power level measured was 47.26 dBm (53.16 W, Gain=15.9 dB)
at a frequeny of 4.74 GHz. Similar values were obtained between 4.6 and 5.1 GHz.
The maximum overall PAE measured using the alibrated sensor was 55.8% at 4.9 GHz
(Pout=47.19 dBm and Gain=17.51 dB) These maximum power levels and PAE were
measured when the devie was working at ompression points between 2.5 and 3 dB.
The PAE of the booster alone was alulated from the urrent onsumptions after
assuming that the gain between the input of the MMIC and the input of the booster
stage is 9 dB. This gain value was obtained from ADS simulations. Under this as-
sumption, the maximum booster PAE was around 64.7% at 5.1 GHz. This value is in
agreement with the PAE measured during the load pull ampaign over single ell tran-
sistors as it was shown in setion 3.3.1. It also mathes well with the maximum levels
obtained during simulations using the UNIBO model, that were presented in setion
3.3.4.
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Figure 3.29  Measured MMIC performane during a pulsed soure power sweep at 5102
MHz.
Figures in appendix C p.115 show measured PAE, Gain and Output Power along
the frequeny band 4.5 to 6.1 GHz using onstant soure available power In order to
analyze in detail the MMIC response, the representative data is reprodued here for
onveniene in Figures 3.30 and 3.31.
The MMIC presents a good bandwidth under large signal operation. Figure 3.30a
presents data at 1-2 dB ompression point, showing that in the frequeny range from
4.85 GHz to 5.3 GHz the output power is larger than 40 W (46.75 dBm +/- 0.25 dB)
with the gain ranging around 19 dB. This orresponds to a 0.5 dB bandwidth of 450
MHz. PAE varies between 50%-54% along all this frequeny range as shown in Figure
3.30b.
Figure 3.31 presents data around 2-3 dB ompression point, showing that in the
frequeny range from 4.85 GHz to 5 GHz the output power is larger than 50 W (47.15
dBm +/- 0.05 dB). This orresponds to a 0.1 dB bandwidth of 150 MHz. PAE is well
above 50% along all this frequeny range (Figure C.7 in appx. C, p.119).
It is also interesting to observe how the measured parameters are hanging as we
approah the 3 dB ompression point. We an observe that the maximum PAE, Pout
and Gain are entered at 5.4 GHz when operating in the linear region or at low om-
pression levels, and it moves towards 4.9 GHz when operating at 3 dB ompression
point. The S-parameters presented previously in Figure 3.27, were entred at 5.4 GHz,
as well as the performane shown in Figure C.1 of appx. C p.116, that orresponds to
the operation around 0.5 dB ompression point.
The Gain shown in Figure C.9 in appx. C and measured under small signal operation
(Pavs=16 dBm), mathes with the measured S21 shown in Figure 3.27b, at the frequeny
where there are mathing at input and output. In both ases, gain is around 22 dB at
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5.4 GHz.
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Figure 3.30  (a) Measured MMIC Pout (blue) and Gain (red) during a frequeny sweep
using onstant Pavs=28.5 dB (b) Measured MMIC Pout (blue), PAE (green) and Gain
(red) during a frequeny sweep with onstant Pavs=28.5 dBm
3.4.3 Juntion Temperature Calulations
The maximum juntion temperature for GaN is typially around 200 degrees. Fur-
ther information on GaN thermal performane an be found in [92℄ and [93℄. Juntion
temperature speiation has been identied as one of the hallenges in future spae
based GaN high power ampliers, due to the high power densities of the devies. Max-
imum juntion temperature of 150 degrees was required for this design. The derated
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Figure 3.31  Measured MMIC Pout(blue) and Gain(red) during a frequeny sweep using
onstant Pavs=30 dBm
juntion temperature for spae operation is urrently under review in Europe. In order
to fulll this requirement, a proper die attah and a design with very high eieny is
required. Thermal alulations for the ell used in the design are presented here.
The juntion temperature for the 16x150 µm ell was alulated under the following
working onditions:
• MMIC mounted on a CuW arrier (2.5 x 1.5 m) of 1 mm thikness.
• Baseplate temperature of 80 degrees.
• Devie performing with the maximum eieny measured during the ampaign
as it was presented in the previous subsetion 3.4.2.
Starting with a baseplate temperature of 80 degrees, the equilibrium temperature
reahed by the bakside of the MMIC one the devie is operating is alulated.
Tcase = Tp + PdissMMIC ∗Rthcc (3.2)
where Tcase is the temperature on the bakside of the MMIC under operation, Tp
is the initial temperature of the baseplate (80
o
C), Pdiss is the dissipated power by the
full MMIC and Rthcc is the arrier to ase thermal resistane.
50 µm thik AuSn 80/20, with 55 W/moC solder to ase ondutivity, are used to
attah the HPA on the arrier. The HPA dimensions are 6.73 mm X 3.75 mm. The
arrier to ase thermal resistane an be alulated as follows:
Rthcc =
1
Rth soldertocase ∗
MMICwidth∗MMIClength
solderthickness
= 0.036
oC
W
(3.3)
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Taking into aount the possible imperfetions during the soldering proess a 50%
redution of the soldering surfae has been assumed. This is a onservative assumption
and therefore Rthcc will be onsidered 0.072
o
C/W. In this ase, using the 52.3 W
measured output power and 55.8% two-stage MMIC eieny, the total dissipated
power is 41.42 W. The ase temperature beomes then:
Tcase = 80 + 41.42 ∗ 0.072 = 83
oC (3.4)
The power dissipated by eah of the four ells at the output stage is approximately
7.13 W. Aording to the measured-based alulated data presented in setion 3.4.2,
if the full MMIC is working under these onditions (Pout= 52.3 W, PAE = 55.8%),
the ells of the output stage should be working at around PAE 64.7%. The juntion
temperature an then be alulated as:
Tjunction = Tcase + Pdiss cell ∗Rthjtoc (3.5)
where
Rthjtoc =
Rth0 1mmcell
dieperiphery
+
RthC 1mmcell
dieperiphery
∗ (Tp − 36) +
RthP 1mmcell
dieperiphery2
∗ Pdisscell (3.6)
where the data measured during parallel ativities is used:
Rth0 1mmcell = 14.75
oC
W
RthC 1mmcell = 0.055
oC
W
RthP 1mmcell = 0.6
oC
W 2
dieperiphery = 2.4mm
Pdisscell = 7.13W
Tc = 80
oC
Substituting this numbers we obtain Tjunction = 137.8
oC. This juntion temperature
value fullls the 150
oC preliminary derated speiation for spae operation.
3.4.4 CW Power- and Frequeny Sweep Measurements
CW measurements were performed, after the pulsed ones, from 4.6 to 5.8 GHz
using a 50 MHz step, and varying the soure power up to the 3 dB ompression point.
A serious degradation of performane was observed when omparing with the pulsed
measurements, beause of the thermal eets. The devie was also ompressing at
muh lower power levels than in the ase of the pulsed measurements. The baseplate
temperature was keep onstant at 25 degrees during both the CW and the pulsed testing
with 10% duty yle. The juntion temperature in both ases an be alulated as it
was done in subsetion 3.4.3, but inluding the eet of the pulsing. The alulations
show that the dierene in juntion temperature is 45 degrees in the best ase. This
an explain the degradation of performane observed during CW testing.
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The DC biasing onditions used during all the CW measurements were very similar
to the ones used during both the pulsed and the S-parameter measurements Vdd = 30V ,
Iddriver_stage = 60mA and Idoutput_stage = 290mA.
After performing the CW power and frequeny sweeps, the DC biasing urrents on-
sumed by the devie with the RF signal o had been modied to Iddriver_stage = 50.7mA
and Idoutput_stage = 190mA, even thought the DC gate voltages applied were still the
same. This indiates that there might have be some damage to the transistor hannels
or the transistor has very long memory eets. This deviation was also observed during
the load pull measurement ampaign over single ell transistors.
The maximum power level measured was only 41 dBm (PAE=24%, Gain=16 dB)
at a frequeny of 5 GHz, as shown in Figure 3.32. PAE has been alulated using the
measured DC urrents extrated from the voltage drop over a preision resistor.
Figures 3.33 and 3.34 show measured PAE, Gain and Output Power along the fre-
queny band 4.6 to 5.8 GHz using onstant available power at the soure and 100 MHz
as frequeny step. Figure 3.33 presents data when the transistor is tested with a rel-
atively low Pavs=17 dBm, and the devie in Figure 3.34 is learly ompressing when
Pavs=21 dBm is used. In both ases, the performane is poor if ompared with the
pulsed measurements, due to self-heating.
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Figure 3.32  CW measured performane during a soure power sweep at 5000 MHz
An on-wafer preliminary measurement ampaign under pulsed onditions was also
performed over three dierent devies at the foundry before the nal test ampaign.
The available power was swept at the input up to only 24 dBm and the frequeny from
5 to 5.8 GHz. The same testing and biasing onditions were used. It is important to
emphasize that the devies were not pushed into ompression during these preliminary
measurements. The data obtained during both measurement ampaigns is in agreement,
and the most relevant information obtained from this preliminary ampaign was that
the three devies whih were measured show similar performane.
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Figure 3.33  Measured performane during a CW frequeny sweep with Pavs=17 dBm
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Figure 3.34  Measured performane during a CW frequeny sweep with Pavs=21 dBm
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3.4.5 Comparison Measurements-Simulations
A omparison between simulations and measurements is a good exerise in order to
demonstrate the usefulness of the models used for the projet, sine a lot of time was
invested in ADS HB simulations. As it was mentioned in setion 3.3.4, two models for
this tehnology were provided. A omparison between the full MMIC simulation using
the UMS model and the MMIC measurements is presented here, sine I had onvergene
problems with the UNIBO model.
Figure 3.23 p.43 presented a power sweep of the full MMIC using the UMS model
at 5.4 GHz, the enter frequeny of the design. On the other hand, Figure 3.29 showed
the measurements obtained during a power sweep at 5.106 GHz, lose to the measured
enter frequeny of the MMIC. It is obvious that the MMIC design enter frequeny has
been shifted down. The shift in frequeny might be explained partially by the spreads
introdued during the fabriation proess as predited in the Monte Carlo analysis shown
in Figure 3.25 p. 43. This issue will be laried in future measurement ampaigns over
several devies. It is not fully orret to ompare responses at two dierent frequenies,
but in my opinion it is still interesting to ompare the simulated and measured power
sweeps.
It is interesting to observe that the shape of the transduer power gain is quite
dierent when omparing simulation and measurements. Diret omparison is not 100%
fair, sine the graphs have dierent Y-sales. But it is lear that in the simulations the
devie starts to ompress at very low power levels, and the maximum output power
and PAE were found when operating around the 6 dB ompression point, while the
measurements show a softer ompression urve and optimal operation is found to be
around 2-3 dB ompression point. During the measurements, soure available power
levels on the order of 30 dBm had to be used in order to reah the 3 dB ompression
point, while simulations were showing hard ompression operation at muh lower power
levels on the order of 24 dBm. The maximum power level simulated with the UMS model
was 46.5 dBm as shown in Figure 3.23 p.43, while the maximum power measured was
47.2 dBm. It is also possible to observe that the simulated PAE's using the UMS model
are worse than the measurements. Maximum overall simulated MMIC PAE using the
UMS model was around 45%, while the measurements showed values of up to 55%. This
was already observed during the single ell load pull measurement ampaign presented
in setion 3.3.4, where it was also observed that the UNIBO model was prediting higher
levels of PAE in agreement with the measured ones.
Looking at Figures 3.25 p.43 and 3.26 p. 43 we an onlude that the spreads
of several parameters during fabriation alone annot explain the 10% of dierene in
PAE performane between simulation and measurements. I believe the reason for this
dierene in PAE is mainly due to the fat that that the UMS model was extrated from
devies of tehnology iteration v3s, while the MMIC was fabriated using tehnology
iteration v1s.
Furthermore, measurements showed a larger bandwidth than the one predited by
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the simulations. Both output power and espeially PAE do not drop with the frequeny
as fast as it was predited in the simulations. To illustrate this omparison, gures
showing measured and simulated data during a frequeny sweep with onstant soure
available power will be used. This data orresponds to the operation point around
where the optimal performane was measured.
The simulated PAE in Figure 3.24b p.43 was over 40% along 250 MHz, in the
range 5.15-5.4 GHz, while the measurements in Figure 3.30 p.48 show that the PAE is
over 50% along 550 MHz, in the range 4.85-5.4 GHz. Looking at output power while
omparing Figures 3.24a p.43 and 3.31 p. 49, the simulation was showing that the power
was in the range 46.25 dBm +/-0.25 dB between 5.1 and 5.5 GHz (along 400 MHz).
Measurements show that output power is in the range 46.75 dBm +/- 0.25 dB between
4.85 and 5.3 GHz (along 450 MHz).
The inrease of bandwidth observed during the measurements annot be explained
by looking at the responses aeted by the spreads. Instead, I believe that there has
been a trade o gain-bandwidth. The gain levels under high ompression levels were
smaller than foreasted, but the bandwidth was larger.
3.5 Conlusions and Future Work
The design proess and measurements of a ompat 50W GaN High Power Amplier
with PAE > 50% at C-band have been presented.
The results of the measurement ampaign over the MMIC mounted over a CuMoCu
arrier show that the S21 parameter presented a maximum at 5.4 GHz (22.6 dB) and the
stability fator was always well above one. The measured small signal 3dB bandwidth
is 1.1 GHz, entred at 5.4 GHz and orresponding to 20.4%.
Pulsed measurements provided exellent results, while the thermal eets were sig-
niantly degrading the performane under CW operation.
The maximum average power level measured under pulsed operation was 47.26 dBm
(53.16 W, Gain=15.9 dB) at a frequeny of 4.74 GHz. Similar values were obtained
between 4.6 and 5.1 GHz. The maximum overall PAE measured using alibrated urrent
sensors was 55.8% at 4.9 GHz (Pout= 47.19 dBm and Gain=17.51 dB). These maximum
power levels and PAEs were measured when the devie was working at ompression
points between 2.5 and 3 dB. The MMIC presented a satisfatory 0.5 dB bandwidth of
450 MHz, a 0.2 dB bandwidth of 300 MHz and a 0.1 dB bandwidth of 150 MHz.
Under CW operation, the maximum power level measured was only 41 dBm at a
frequeny of 5 GHz (PAE=24%, Gain=16 dB). Furthermore, the devie was ompressing
at muh lower soure power levels than in the ase of the pulsed measurements.
Comparisons between MMIC measurements and ADS HB simulations using a model
provided by UMS have been presented, showing a relatively lose agreement between
them. The MMIC design enter frequeny has been shifted down and the measured
PAE and output power are higher than in the simulations using the UMS model, while
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the gain is lower.
UMS performed measurements over three devies without pushing the devie into
ompression. Preliminary results show similar performane between devies. In future
measurement ampaigns it would however be very interesting to ompare the perfor-
mane between several devies at higher ompression levels, in order to assess how the
spreads are aeting the performane.
The C-band MMIC measurements that have been presented here represents state of
the art results for a single MMIC hip as far as I know. It is not typial to nd MMIC
at these frequenies, sine most of the reported power ampliers at this frequeny are
hybrid based. The benets of MMIC tehnology over hybrid for spae appliations are
well known: a very ompat footprint and inreased reliability.
The amplier fullls the speiations regarding power (> 50W ), small signal gain
(22.6dB) and eieny (>40-50%). Wider bandwidths are also possible at the expense
of footprint spae and/or trade-o in maximum output power and eieny. In the
future, it ould be interesting to inrease the hip area available in order to improve the
bandwidth of the input mathing network.
Fullling the derated juntion temperature for GaN tehnology in power amplier
appliations is the main hallenge for spae appliations. In this work, the alulated
juntion temperature is kept under 150 degrees for a referene baseplate temperature of
80 degrees. The apability of operation within the spae radiation environment is being
investigated, but previous tests performed for GaN indiate that radiation should not
be a problem for this design [94℄,[95℄.
Overall an improvement of >15% in PAE has been measured in omparison with
a solution of four GaAs MMIC ombined in parallel, while the output power levels
are similar. Furthermore, the footprint size is around 25mm2 both for the GaN design
presented here and for the urrent Sentinel individual GaAsMMIC solution, thus leading
to a onsiderable redution in hip area by a fator of four or more if we onsider the
external power diver and ombiners required to ombine 4 GaAs MMIC hips.

Chapter 4
X-band Hybrid High Power Amplier to
Replae Vauum Tubes in Ground Based
Surveillane Radars
This hapter presents the design, assembly proess and measurement ampaign of
100W X-band hybrid high power ampliers using GaN tehnology from Triquint. The
motivation behind this projet is in line with the eorts done at the Danish ompany
Terma in order to replae the vauum tubes in their ground based radars by solid state
high power amplier tehnology.
Outstanding results were obtained for a hybrid design using a power bar with 20
mm ative area periphery. 94.5 W were measured under pulsed operation at 8.3 GHz
and with a gain of around 7.6 dB. The power added eieny obtained was >60%. The
devie was biased using Idd=50 mA. The devie was working around 1 dB ompression,
and power levels on the order of 100 W and slightly higher are expeted when testing
it at higher ompression levels with a more powerful driver.
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4.1 Motivation
Terma manufatures X-band radars operating at dierent frequenies between 8.85
to 9 GHz. The main ivil appliations overed by these radars are airport surveil-
lane [96℄ and naval radars used for vessel tra servies and oast-guards [97℄.Military
appliations are ompletely out of the sope.
The transmitters used in the urrent X-band radars at Terma ontain vauum tube
based high power ampliers, mainly travelling wave tubes. But they have started to
ommerialize radars with transmitters based on paralleling many GaAs solid state
devies. As an example, one of their pulsed SSPA transmitters produes between 50-
200 W average power, that is equivalent to 20-80 kW pulsed power using tubes.
In omparison with solid state high power ampliers, the tubes deliver higher peak
power levels and they are urrently more eient, reahing PAE around 70% at X-band.
But the main drawbak for the tubes is their reliability and their large footprint and
mass. Terma usually inludes a bak-up tube in their radars to inrease the reliability
of their radars. Linearity is also generally worse in tubes than in SSPAs, but this is
irrelevant for the present appliation. The development of GaN solid state tehnology is
reating interesting possibilities in the eld of transmitters for pulsed radars, speially
for phase array systems. GaN presents superior mean time between failure (MTBF)
and oupies less area. The lower peak power levels an be ompensated by inreasing
the average power levels by paralleling several modules. Furthermore, the reported
eienies for GaN are approahing the levels obtained with the tubes, speially at
frequenies under C-band.
The work presented here will demonstrate that GaN is already a serious andidate
to be inluded in the future ground based radar transmitters at X-band.
4.2 State of the Art at X-band
In literature it is possible to identify two types of GaN Solid State High Power
Ampliers at X-band frequenies: the Hybrids and the MMICs. Figure 4.1 presents
several graphis with the information extrated from more than 18 papers [40, 41, 48, 98
112℄. The red squares represent the data from Hybrid designs, the blue diamonds the
data from MMICs, and the green triangle orresponds to the results obtained within
this work.
Figure 4.1a shows that the hybrid ongurations held the power reord at X-band,
and both solutions have ahieved power eienies ranging between 20% and 52%. The
4.2. State of the Art at X-band 59
PA
E
(%
) 
Output Pmax (W) 
G
a
N
 a
re
a
 u
se
d
 (
m
m
2
) 
Output Pmax (W) 
O
u
tp
u
t 
P
m
a
x 
(W
) 
Periphery output stage (mm) 
PA
E
(%
) 
Power density (W/mm)  
(a) (b)
(c) (d)
Figure 4.1  Solid State High Power Ampli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hybrid power reord is 129W and it has been reported by Toshiba [98℄, while the MMIC
power reord is 58W and it has been reported by Alatel III-V Lab [99℄ as part of the
European military projet Korrigan [113℄ [114℄.
The hybrids have until now ahieved higher power levels than the MMICs. Probably
the foundries onsider that nowadays it is not eonomially viable to build a GaN MMIC
delivering power levels around 100 W and beyond, beause of the large amount of GaN
material required. It is important to highlight that to get around 50 W at X-band,
an MMIC uses around 18 mm
2
[99℄, [110℄ of GaN material, while a hybrid uses only
4 mm
2
[98℄, as it an be observed in Figure 4.1b. Furthermore a very large MMIC
would involve lower yields per proessed wafer and also larger losses in the ombining
networks, sine the GaN material is not optimal regarding losses. Apart from the extra
material ost, the foundries would have to invest in researh of passive omponents for
the GaN proess, suh as resistors, apaitors and indutors, that are able to withstand
the high voltages and urrent levels required for generating this power levels eiently.
Figure 4.1 shows the maximum output power versus the total periphery of the
output stage for hybrid and MMIC solutions. The total periphery is obtained adding
all the gate widths of all the transistors used in the output stage. Larger peripheries
have been used in the hybrids, thus obtaining larger power levels. This indiates that if
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MMICs with larger peripheries are designed, power levels similar to the ones obtained
with the hybrid solution an be ahieved.
Figure 4.1d shows the power eieny versus the power density, the former dened
as the ratio of the maximum output power over the total periphery of the output stage.
It is possible to observe that slightly higher power densities are ahieved with MMIC
solutions. This indiates that an MMIC uses the transistor area more eiently.
All the reported X-band hybrids exept [111℄ have only one stage. Multiple stage
hybrid ampliers require a more omplex mehanial assembly proess and a very areful
design and modeling of the interstage mathing network and the bondwire transitions.
A two stage design would be very interesting in order to ahieve a ompat solution
operating with high gain, but the work presented here was foused only in a single
stage. Furthermore, in a two stage design the driver/booster ratio an be ontrolled to
ahieve higher overall eienies and larger bandwidths. The bandwidth is aeted by
the driver/booster ratio sine the impedane transformation needed in the interstage
mathing network does inuene the bandwidth [40℄. On the other hand, the most part
of the MMICs reported are a double stage design.
In the last years, some ommerial Cree devies have appeared in the market [115℄,
but their aess often relies on an end user statement required by the International
Tra in Arms Regulations (ITAR), ontrolled by the USA government.
The work presented here is in line with the highest output power levels ahieved at
X-band. 100 W an be reahed and slightly surpassed if a driver providing a little more
input power is used, as it will be explained later. The PAE in this work is, to the best of
my knowledge, higher than any other published for these power levels. I am onvined
that the data presented here are orret, and the proedure for alulating the PAE
has been reviewed in detail without nding any error. In order to fully verify these
high eienies, it would be onvenient to perform a new measurement ampaign in
the future, using dierent methods for measuring the urrents onsumed by the devie.
It is also fair to mention that this design overs the lower part of the X-band, while
the most part of the designs published operate around 1 GHz above, between 9 and 10
GHz. This might explain to some extent the high eieny ahieved.
On the other hand, the GaN area and the 20 mm of periphery of the ative area
used here are in line with the published hybrids delivering similar power levels. But
none of the published designs use a single power bar to get 100 W, instead they ombine
the power generated by two dies of 10 mm periphery eah.
It is also possible to nd publiations presenting designs with several GaN high
power modules in parallel using spatial ombiners or low loss ombiners. Strutures
delivering power levels up to 250 W have been reported at X-band, but higher power
levels are possible if more modules are ombined eiently [116℄, [117℄.
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4.3 Hybrid HPA Design Approah
This setion will present the design proess that was followed in order to get a
100 W X-band hybrid pulsed high power amplier. The initial speiations required
operation around 9.1 GHz and as muh PAE and bandwidth as possible. An MMIC
solution was disarded beause of the prohibitive ost and the low yields per wafer due
to the large ative area required.
The GaN over Si proess from Triquint with 0.25 µm gate length was seleted
among the very few available. This mirostrip tehnology uses vias and the substrate is
100 µm thik. It features eld plate tehniques optimizing the devie to perform with
high power added eieny. It delivers power levels on the order of 5-7 W/mm, the
transition frequeny is ft =32 GHz and the maximum frequeny of osillation fmax =60
GHz.
The smaller ell available is a disrete 1.25 mm HEMT with 10 gate ngers and
125 µm gate width shown in Figure 4.2a. Dies with two, eight and sixteen ells in
parallel were also available, orresponding to peripheries of 2.5 mm, 10 mm and 20 mm
respetively.
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Figure 4.2  (a) Transistor single ell photo and model showing dierent referent planes
(b) Power bar photo ombining 16 single ells in parallel and model showing the dierent
referene planes.
4.3.1 Seletion of Hybrid Topology
A single stage hybrid was seleted as a rst step. In order to get 100 W, it was
possible to use a single 20 mm power bar with 16 single ells in parallel like the one
shown in Figure 4.3a, or two 10 mm power bars with 8 single ells in parallel like the
one shown in Figure 4.3b.
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The nal version of one of the hybrids manufatured using a single 20 mm power bar
is presented in Figure 4.4. The devie is omprised of a GaN power bar, alumina sub-
strate, SMA onnetors with miniaturized entral pin, lumped resistors and apaitors,
single layer apaitors and bondwires.
(a) (b)
Figure 4.3  (a) 100 W 20 mm power bar. Dimensions 0.82 x 4.56 x 0.10 mm (b) Two 50
W 10 mm power bars in parallel. Dimensions 0.82 x 2.48 x 0.10 mm.
Alumina (99.6%) substrate was seleted beause:
• The expansion oeient (8 ppm/C) mathes well the one of the arrier and the
GaN over SiC power bar. Mismathes between thermal oeients an lead to
failure in the bondwires and the euteti attahment.
• It dissipates heat reasonably well. Its thermal ondutivity is around 170 W/mK.
• Cerami based substrates withstands the high temperatures required during the
euteti attah without expanding too muh. Plasti based ones are not reom-
mended.
• It has low tangent losses of 2x10
−4
.
A ompat solution was ahieved by inluding the mathing and biasing networks
in the same print. The size of the enter piee of alumina ontaining these networks is
18.5x15 mm. The permittivity of the substrate is around 9.8. Substrates with higher
permittivity would allow a more ompat solution, but they were not seleted beause of
ost reasons. Aluminium Nitrate (AlN) material is also a good option. Its permittivity
is 8.7 and its tangent losses 5x10
−4
. It transports heat better than alumina but its
expansion oeient (4.6 ppm/C) does not math so well the arrier, and this is the
reason why it was not seleted here. The substrate thikness (254 µm) was seleted to
math the thikness of the power bar as lose as possible (100µm), while allowing it
to synthesize wide enough 50 ohm lines apable of withstanding the required urrent
levels.
Aording to [54℄, in CW appliations the power handling of a mirostrip lines de-
pends on its losses, while for pulsed appliations it normally depends on the breakdown
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Figure 4.4  Fabriated hybrid X-band HPA
voltage of the substrate material. In our ase, the power handling is not a problem,
but we want to minimize losses in the lines. The trae resistane inreases as the trae
geometry gets smaller. Therefore, the thikness of the gold metallization layer over the
alumina was seleted to be 5 µm, fullling the rule of thumb that advies to alloate
around ve times the skin depth of gold at the operating frequey (0.7 µm).
The ustom-made enlosure is made of opper and aluminium. Its dimensions were
seleted to avoid resonane at the operating frequeny. It is not a ommerial hermeti
pakage, sine their parasitis are typially more pronouned at this frequeny and they
would have hindered the performane due to extra losses. The number of transitions
along the RF path is minimized with the present solution. We have the bondwire
array transition from the power bar to the alumina substrate and the transition from
the alumina substrate to the SMA onnetor with miniaturized entral pin. Some
publiations an be found on GaN pakaging [118℄, but more eorts have to be done in
nding new pakaging solutions for devies at high frequenies.
The dierenes in performane an be signiant when mounting the die over dif-
ferent arrier materials, espeially when operating under CW or with long pulses. The
arriers used here guarantee a proper assembly of the GaN power bar, allowing good
thermal dissipation and mathing the expansion oeient of the GaN over SiC power
bar well. The majority of the devies were using a opper molybdenum-based arrier
(CuMoCu) that presents thermal ondutivity between 220-340 W/mK and oeient
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of Thermal Expansion of 8 ppm/K. But a few power bars were also mounted over state
of the art Aluminium diamond-based (AlD) arrier materials. Aluminium diamond has
better thermal ondutivity (500 W/mK) and a oeient of Thermal Expansion of
7.5 ppm/K. More information about this new diamond based arrier materials an be
found in [119121℄.
Lumped apaitors and resistors were used as part of the mathing network. Tan-
talum thin lm resistors and printed apaitors over the alumina substrate would have
helped to ontrol the spreads. They were, however, not seleted here beause they would
not have withstood the high urrent levels and peak voltages required. Furthermore,
they would have inreased the bill of materials (BOM) onsiderably.
4.3.2 Tehnology Assessment
A preliminary evaluation of the tehnology was performed, as well as a load pull
measurement ampaign with the intention of validating the model and seleting the
optimal load impedanes. A 1.25 mm single transistor ell attahed to a arrier using
solder preform was tested. Figure 4.5a presents a photo of the single ell attahed to
a arrier. The drain of the transistor is bonded to a small xture that allows GSG
probe testing. Figure 4.5b shows a fabriated struture inluding two small xtures
bak-to-bak. This struture was used to de-embed the eet of the xture from the
measurements.
High power levels of around 7 W were measured. This orresponds to power density
of 5.6 W/mm. Load pull equipment was only available up to 12 GHz. Therefore, it
was not possible to guarantee that the 2nd and 3rd harmonis were properly alibrated.
Manual load pull was performed by using initial impedanes obtained from simulations.
Important variations in output power and eieny were observed while hanging the
fundamental load. Unfortunately, the ell was burnt before load pull data ould be
saved. It is very probable that the ell burnt beause of problems dissipating heat while
pushing it into hard ompression. There might have been an air bubble under the die
that was reduing the thermal ondutivity of the sandwihed struture. Moreover, the
tip of the probe was damaged and the lak of time prevented a new ampaign. The
model was not validated, and the optimum load and soure impedanes had to be found
using load pull simulations.
Figure 4.6 presents the DC measurements of the I/V harateristi urves of a 1.25
mm single transistor ell. These were the only measurements that were stored before the
devie was destroyed. DC simulated data is shown in Figure 4.24e. The main dierene
between measurements and simulations is that the model does not inlude degradation
of performane when the power dissipated inreases. Furthermore, the snapbak urrent
eet is observed in the measurements for Vds levels of around 30 V, while the model
presents this eet for muh larger voltage levels.
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(a) (b)
Figure 4.5  (a) Transistor single ell with mirostrip xture bonded at the output (b)
Struture build to de-embed the eet of the mirostrip xture from the measurements
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Figure 4.6  Measured DC I/V harateristi urves of 1.25 mm single transistor ell
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4.3.3 First Simulations for the Seletion of the Operation Mode and
Loading Conditions
Simulations using ADS were performed using a nonlinear model provided by the
foundry. The DC drain voltage for the model is valid only between 28 V and 32 V.
The graph in Figure 4.2a shows that the model for a single ell inludes a HEMT
model from ADS library and manifold strutures represented by 2 port S-parameter
les. Furthermore, two small bondwires were added to the simulation. The model for
the power bar is presented in Figure 4.2b. It omprises 16 HEMT single ell bloks
in parallel ombined by manifolds represented by 32 port S-parameter les. Via hole
models are also inluded. The model does not inlude the eets of heat spread between
neighbouring ells. Figure 4.2 also presents dierent referene planes for the models.
Load pull simulations were performed in order to selet the optimal impedanes
for the design. Figure 4.7 presents load pull simulations for the 1.25 mm single ell
inluding the bondwires. The simulations were performed at f0= 9 GHz, onstant 3dB
ompression point, Vdd=30 V and Idd=35 mA. Figure 4.7a shows the PAE ontours
when the fundamental load impedane is load pulled and the 2
nd
and 3
rd
harmonis are
xed to get optimal PAE. Figures 4.7b and  show PAE ontours when the 2
nd
and 3
rd
harmonis are respetively load pulled and the fundamental impedane is lose to the
optimal one proving maximum PAE. Figure 4.7d shows the power inserted into the tran-
sistor for dierent soure loading impedanes. The red area indiates the impedanes
that present better input mathing.
Figures 4.8a to e show simulated data for the single ell using Harmoni Balane
in ADS and loading onditions to obtain maximum PAE at 9 GHz. Figure 4.8a shows
that the maximum PAE simulated was around 72.8%, when the devie was deliver-
ing power levels of 5.9 W (4.72 W/mm) and the transduer gain was 11.79 dB. The
urrent and voltage waveforms at the intrinsi terminals of the transistor are shown
in Figure 4.8. The waveforms are also plotted in Figure 4.8 as loadlines over the
DC Vd-Id harateristi urves. It is important to highlight that these high eienies
are obtained beause the transistor is operated in swithing mode. In this way, the
overlapping between urrent and voltage waveforms at the intrinsi plane is avoided as
muh as possible. Figure 4.8b shows a frequeny sweep ontaining data obtained at 3dB
ompression point. The output power and PAE does not peak at the same frequeny.
This is typial in high power ampliers. A 0.2 dB bandwidth of 1 GHz was simulated
with output power between 37.7 +/- 0.1 dB and PAE above 55%.
The Rollets stability fator obtained during the small signal stability analysis is
presented in Figure 4.8e. The K fator is under 1 at frequenies under 7 GHz. This is
to a large extent due to the huge gain of the devie at low frequenies. The stability
irles were also analyzed and tehniques to stabilize the devie by reduing the gain at
low frequenies will be presented later.
Simulations of the 16 ells power bar were also performed using a shemati model
like the one presented in Figure 4.2b. Eah gate port of the power bar was fed in phase
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(a) (b)
(c) (d)
PAE (%)
PAE (%)
PAE (%)
Pin (W)
Figure 4.7  Load pull simulations for a single 1.25 mm ell at 3dB ompression, Vdd=30
V, Idd=35 mA. Simulations inlude the eet of two bondwires. (a) PAE fundamental load
pull at 9 GHz when harmonis are loaded to get optimal PAE (b) PAE seond harmoni load
pull at 2f0 () PAE third harmoni load pull at 3f0 (d) Power inserted into the transistor
during a soure load pull at f0
and the output power was olleted over 16 loads. This simulation helped to onlude
that the eet of the manifold struture was not a problem at this frequeny. Figure
4.8f presents a power sweep for the power bar at 9 GHz and using loading onditions
providing optimal PAE performane. The maximum PAE simulated was around 71.6%,
when the devie was delivering power levels of 49.56 dB. These simulations indiated
that a 100 W high power amplier was possible using the 20 mm power bar.
4.3.4 Analysis of Bondwire Arrays, Transitions and Passive Compo-
nents
A areful evaluation of the bondwire arrays, lumped omponents and transitions
inluded in the design was undergone.
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Figure 4.8  (a) Power sweep for a single ell at 9 GHz. (b) Frequeny sweep for a single
ell at onstant 3 dB ompression point () Current and voltage waveforms at the intrinsi
plane of the single ell during a power sweep. (d) Loadline of the single ell overlapped
with the DC I/V urves (e) Simulated Rollets stability fator for a single ell (f) Power
sweep for the full power bar using the manifold strutures.
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4.3.4.1 Bondwire Arrays
Bondwire arrays are extensively used in eletroni pakaging and to interonnet
mirowave omponents. An example of this is the eletrial onnetion provided in the
design presented here between the power bar die and the external mathing strutures.
Large arrays using many bondwires in paralell are usually found in the large single tabs
of the output ports of transistor power bars. The number of bondwires in parallel and
the radius are hosen to properly aommodate the urrent at the output power stage
and avoid eletromitigation. The table in [122℄ presents the typial fusing urrent for
a bondwire depending on its diameter and material. The equations used to build the
table an be found in [123℄. Gold bondwires with a diameter of 50 µm were seleted for
this work.
Hybrid design above C-band requires a good model of the bondwires and their
transition, in order to ahieve a proper mathing and to avoid the need of tuning after
manufaturing, if even possible. Previous researh has foused on losed-form equations
used to ompute self and mutual indutanes of the bondwire arrays [124128℄. Full
wave software simulations of single and multiple bondwires have also been published
[129131℄.
Traditionally, at low frequenies, the bondwire is onsidered to have an indutive be-
havior, and it is a good priniple to keep it as short as possible. The rule of thumb says
that a single bondwire presents an indutane of around 0.6 nH/mm. The ADS bond-
wire array model [126℄ is based on self and mutual indutane alulations, modeling
eah bondwire with ve segments of a given radius, ondutivity, distane from ground
plane and separation between adjaent bondwires. At higher frequenies, however, the
bondwire-to-mirostrip transition beomes signiant, and the behavior depends on the
permittivity and thikness of the substrate used, the bondwire-to-mirostrip onnetion
angle and the distane from the onnetion point to the substrate edge. Figure 4.9a
shows a omparison up to 32 GHz of a single bondwire simulation using the indutor-
based ADS model and a simulation using 3D full wave eletromagneti simulation soft-
ware. Both models math up to around 6 GHz, but not at higher frequenies. In Figure
4.9a, a lumped equivalent of the bondwire-to-mirostrip transition an be added to the
ADS model in order to t both urves.
Figure 4.10 shows photos of the 16 bondwire array struture that has been fabriated
to validate simulations, while Figure 4.11 presents the CAD 3D model used to simulate
the strutures with the nite elements method (FEM) in HFSS. A mirostrip step
impedane transformer was used as a test xture. Strutures were fabriated with both
miniature oaxial onnetors and GSG pads for probes. HFSS lumped ports were used
beause they only exite one mode in the struture, while wave ports would exite several
modes. Figure 4.9b shows good agreement between measurements and simulations of
the array up to 15 GHz. The behavior was also validated using CST software, based on
the nite-dierene time-domain method (FDTD). A good mathing between simulation
and measurements was also observed for single bondwires.
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Figure 4.9  (a) Single bondwire S11 parameter using ADS indutane-based model (Red)
and full wave 3D simulation (Blue) from 1 to 32 GHz. The graph also shows the lumped
equivalent model of the bondwire-to-mirostrip transition, whih added to the ADS model,
would make both urves to math. (b) Comparison between measurement (blue) and full
wave eletromagneti simulation (red) of fabriated struture.
(a) (b)
Figure 4.10  Fabriated bondwire arrays to validate the CAD simulations and the as-
sembly proess.
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When paralleling bondwires, the overall parasiti indutane is redued, while the
apaitane to ground inreases, relative to a single bondwire, due to the paralleling.
This makes the full wave 3D modeling even more neessary than in the ase of a single
bondwire. 3D EM CAD programs like HFSS or CST are eient, onsidering the
omputers available nowadays.
Figure 4.11  3D CAD model for the bondwire array and xture, inluding transition
from mirostrip to oaxial onnetor.
The proess of designing a hybrid power amplier using multi-transistor power bars
an be greatly improved by the use of the aurate models available nowadays, both for
the ative and passive elements. Figure 4.12a shows the Power Added Eieny (PAE)
ontours for the transistor ell operating at 9 GHz, where the red area orresponds to
the optimal performane in terms of PAE. A multiport bondwire array model obtained
with a full wave solver failitates the simulation of the impedane that eah of the ells
of the array is loaded with at their drains. The rosses in Figure 4.12a represent the
output impedanes seen by the individual transistors of a 16 ell power bar at 9 GHz
when using the full-wave array model during the mathing network design proess. The
squares represent the impedanes seen when the full-wave array model is substituted by
an indutor based one. When looking at the PAE orresponding to both ases, we an
onlude that the use of a non aurate model an ompletely detune the performane
of the hybrid design.
Another example that onrms the importane of modelling the bondwire array
properly an be observed in Figure 4.13. The Smith Chart presents simulations of the
dierent input impedane levels seen at the tabs loated at the left side of the array
strutures. Dierent bondwire heights between the ground plane and the higher part of
the bondwire were simulated. The small ports on the right side of the array strutures
orrespond to the gate of the single ell transistors. For this partiular ase, and based
on simulations, we assumed that the transistor input impedane was ZL=2.5 +j13. The
simulations onrm that small hanges in the height of the bondwires over the ground
plane involve large detuning of the mathing iruits. When paralleling many ells in a
power bar, the impedanes to math are typially very low. Therefore, only narrowband
designs are often possible, and it is neessary to design the mathing networks, inluding
an aurate bondwire array model.
There also are imbalanes in the synthesized impedane along the dierent ports
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Figure 4.12  (a) Load pull data for a single transistor ell showing PAE irles at 9 GHz
and synthesized impedanes for eah one of the 16 ells of a power bar, using the bondwire
full wave model (rosses) and the indutor-based model (squares) (b) Losses along the two
bondwires at the edges of the array in blue (rosses) and for the other 14 bondwires in
blak.
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Figure 4.13  Dierent input impedanes seen at the tab in the alumina substrate for
dierent distanes between the ground plane and the bondwires. The small ports on the
right side of the struture are loaded with ZL=2.5 +j13
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of the bondwire array, partially beause of the fat that the two bondwires on the
edges of an array only have one neighboring bondwire instead of two. This modies
the magneti and eletri elds along the array, and therefore, the ouplings and losses
between the dierent bondwires will also vary along the array. The bondwire losses
will also depend on the loading impedane levels, when ompared to the equivalent
harateristi impedane of the bondwire [126℄. Figure 4.12b orresponds to a simulation
showing the variation of the insertion losses along the dierent bondwires of an array
used at the gate of a 16 ell hybrid power transistor. At the gate, these variations in loss-
levels will reate dierenes in the operating ompression point of eah of the individual
ells. At the drain, the dierenes in synthesized impedane for eah of the ells will
reate dierenes in performane between the ells. These dierenes in performane
between the ells will add to other imbalanes reated, for instane, beause of the
temperature gradient along the bar. The latter imbalanes might be dominant, but it
was not possible to verify it beause of the lak of an eletrothermal oupled model.
4.3.4.2 Lumped Passive Components and Transitions
Measurements of the lumped omponents, onnetors and transitions used in the
designs were performed. Some of the test strutures fabriated are shown in Figure
4.14. These measurements were very useful to selet the nal values of the omponents
to be used in the design.
A small test xture with the oaxial SMA to mirostrip transition was fabriated
as shown in Figure 4.14b. The printed line was designed with 50 Ohm harateristi
impedane. Figure 4.15a presents the measured S21 and S11 of this struture. Insertion
losses of 0.35 dB and return losses larger than -15 dB were measured at 9.1 GHz. The
50 Ohm line tagged with the number 4 in Figure 4.14 was measured using GSG probes.
Figure 4.15b shows very small insertion losses of 0.059 dB and return losses larger than
-30 dB at 9.12 GHz. These measurements ertify the suitability of the transition at this
frequeny, the auray in the fabriation of the printed lines and the permittivity of
the substrate.
Lumped apaitors with resonane at the entre design frequeny were used in the
biasing networks and as DC bloks. Measurements were taken with the probe station,
and the referene planes were orreted afterwards and plaed at the edge of the printed
line where the lumped omponent is soldered. In Figure 4.15 it is shown how by looking
at the ABCD12 of a lumped omponent in series, we an obtain the series impedane Z.
Figure 4.15d presents in red measurements of the the ABCD12 parameter of the 0.9 pF
series apaitor tagged with number 1 in Figure 4.14a. The frequeny of resonane of the
apaitor is 9.1 GHz. This data are in strong disagreement with the data provided by the
manufaturer. The datasheet indiated that a 1.6 pF apaitor was instead resonating
at this frequeny. This demonstrates that the RF behaviour of lumped omponents is
very dependent on the thikness and permittivity of the substrate they are mounted
over, and also on whether they have other lumped omponents plaed behind. This is
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Figure 4.14  (a) Alumina print for haraterization of resistors and apaitors used
during the design. (b) Small xture inluding a 50 Ohm line and oaxial-to-mirostrip
transitions. () Alumina print inluding biasing networks used in the designs.
partiularly notieable at high frequenies. The blue urve in Figure 4.15d orresponds
to the response of an equivalent lumped network also shown in the same Figure. This
equivalent model was used afterwards in the simulations of the High power amplier.
The apaitor physial size is seleted in order to withstand the power and urrent
levels involved in the design. The maximum urrent that a apaitor in series an
withstand is determined by the power that it an dissipate, as it is shown in [132℄. The
series DC blok apaitor size used at the input mathing network is 0402. A bigger
apaitor with size 0608 is used as DC blok at the output mathing network. Single
layer apaitors shown in 4.14a were also analyzed.
High frequeny resistors were used at the input mathing network. The red urve
in Figures 4.15e and f shows the measurements of the real and imaginary part of the
impedane of a 10 Ohm resistor tagged with 2 in Figure 4.14a. The blue urve or-
responds to the simulated response using the lumped equivalent model shown also in
Figure 4.15e. The measurements onrm that the resistor is suitable for appliations
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Figure 4.15  (a) Measured S21 and S11 of the xture shown in Figure 4.14b. (b) Measured
S21 and S11 a printed 50 Ohm line. () Relationship between ABCD parameters and
impedane for a omponent in series. (d) Measured imaginary part of the impedane of a
0.9 pF series apaitor (e) Measured real part of the impedane of a 10 Ohm series resistor.
(f) Measured imaginary part of the impedane of a 10 Ohm series resistor. (g) Measured
real part of the impedane of an 18 Ohm series resistor in parallel with a 1.6 pF apaitor.
(h) Measured imaginary part of the impedane of an 18 Ohm series resistor in parallel with
a 1.6 pF apaitor.
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Figure 4.16  (a) Measured S11 of the radial stub tagged with 6 in Figure
4.14.(a)Measured S11 of the biasing network tagged with 5 in Figure 4.14.
at X-band.
High frequeny pass parallel networks of lumped apaitors and resistors were used
in series at the gate of the transistors, in order to ontrol the high gain at low frequenies,
thus improving the stability. The series impedane introdued by the struture is high
at low frequenies, and very low at the operational frequeny.The omponent tagged
with 3 in Figure 4.14a shows an RC struture using a apaitor of 1.6 pF and a 18 Ohm
resistor. A measurement of the real part of the impedane is shown in red in Figure
4.15g. A measurement of the imaginary part of the series impedane is shown in red in
Figure 4.15h. In the same gures, the blue urve represents the data obtained from an
equivalent lumped omponent model.
The biasing networks were also tested separately. Radial stubs like the one tagged
with 6 in Figure 4.14 were used. Figure 4.16a shows a measurement of this radial stub.
The impedane is very low at our design frequny. Equations desribing this stubs an
be found in [133135℄. The biasing network used at the output mathing network is
tagged with 5 in Figure 4.14. It inludes a radial stub, a paralell apaitor resonating
at 9.1 GHz and a quarter wave transformer. Figure 4.16b shows measurements for
this struture. The quarter wave transformer onverts the low impedanes into high
impedanes at 9.1 GHz. This results in small leakages of RF power through the biasing
networks.
4.3.5 Mathing Network Design and Full Hybrid HB Simulations
One the lumped omponents, bondwire arrays and transitions had been fully har-
aterized, the next step was to use their models ombined with mirostrip strutures to
reate the mathing networks. Three dierent designs using a single 20 mm power bar
will be presented rst. Afterwards, a design using two 10 mm power bars in parallel
will be addressed.
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4.3.5.1 Designs Using a Single 20 mm Power Bar
The 20 mm power bar used was presented in Figure 4.3a. At the beginning of the
design stage, the rst issue that had to be addressed was whether suh a long power
bar ould operate at X-band without osillating. The ells along the power bar were
driven with phase dierenes mainly due to the physial distane between them. Taking
into aount the permittivity of the SiC substrate, the larger phase dierene between
the two ells at the edges of the power bar was 122.5 degrees at 9.1 GHz. This is a
signiant fration of the wavelength. The dierene in phase was hindering the gain
and output power obtained from the bar beause the power that eah ell ontributed
was not ombined in phase. Furthermore, the gradients of temperature along the bar
and the dierenes in the insertion losses of eah of the bondwires along the array were
also ontributing to dierenes in the operation between ells. At frequenies under 5
GHz, the hybrid designs are very ommon, and sine the wavelength is large, long power
bars an be used without having too many problems with the phase dierenes between
the ells. Atually, the temperature of operation is usually the fator limiting the size
of the power bar at low frequenies under 1 GHz. But at higher frequenies, both the
phase dierenes and thermal dissipation are important when seleting the size of the
devie to be used.
It is possible to nd a few publiations on design of ombining networks for high
power ampliers. Referene [136℄ lassies the type of ombining networks depending
on its loss, size, frequeny bandwidth, bias ompatibility, and eets over stability.
(a) (b)
Figure 4.17  (a) Hybrid design ABU ombining 16 ells in a single mirostrip tab at the
input mathing network. The design was never fully assembled due to failure during die
attah. (b) Hybrid design FLIX3 ombining 8 ells in eah of the two mirostrip tabs at
the input mathing network. The photo shows the devie fully assembled and ready for
testing.
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Looking at the drain of the bar in Figure 4.3a, it an be observed that a so alled
"bus-bar ombining struture" has been adopted by the foundry. The drains of the
16 ells of the devie are ombined together at a single wide bus-bar. The design of a
bus-bar ombiner and its analysis an be found in [137℄. This publiation states that the
intermediate point between two ells of the bar an be seen as a "virtual open iruit"
under the following requirements: the separation between ells is small ompared with
the wavelength and the ells are driven without large phase dierenes at the gate.
This guarantees that no signal is running between the ells. Aording to [138℄, this
struture ontributes positively to avoiding odd-mode osillations in power bars. On
the ontrary, on the gate side, eah of the ells has its own small pad, and they an be
driven individually. The ells also have 14 Ohm resistors between the gates, in order to
avoid odd-mode osillations.
To implement the mathing networks, it was deided to use impedane transforming
networks based on lumped and distributed elements. Figure 4.17 shows two of the three
dierent layout designs that were fabriated using a single 20 mm power bar. The third
design is shown in Figure 4.31a. The output mathing network is shown at the bottom
of the photos. Sine all the 16 ells were ombined in a bus-bar, it was relatively easy
to selet the onguration of the output mathing network. In all the designs a broad
single mirostrip line is used. Paralleled bondwires onneted the bus-bar in the GaN
power bar and the broad tab printed over alumina. There was room for more bondwires,
but it was found that 16 were enough to withstand the expeted urrents levels.
(a) (b) (c)
Figure 4.18  Simulated bondwire array in HFSS ombining in the same tab (a) 16
transistor gates (b) 8 transistor gates () 4 transistor gates.
On the gate side of the power bar, it was not so straightforward to selet the on-
guration of the mathing network. If eah ell had to be driven individually at the
gate, a ompliated network with 16 branhes was required. The line width of eah of
the lines in the branhes should be narrow beause of physial onstrains. The high
harateristi impedane of these lines was making it diult to math the low input
impedane at the gate, and the design was beoming impratial. In order to simplify
the struture, an investigation of the eet of ombining several ells at the gate in
parallel was performed.
Simulations were ran using HFSS for the strutures shown in Figure 4.18 ombining
4, 8 and 16 ells in the same tab. They were simulated from 0.01 to 32 GHz with a
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100 MHz step. The auray ahieved with HFSS simulations was demonstrated before,
with the example of the bondwire array that was disussed in setion 4.3.4.1. The design
named "ABU" and shown in Figure 4.17a ombines the gate of the 16 transistors in
a single tab. The designs named "FLIX" and "MYR" ombine the gate of 8 ells in
two dierent tabs. Photos are shown in Figures 4.17b and 4.31a respetively. Designs
ombining 4 transistor gates using the struture in Figure 4.18 were not fabriated.
The simulations demonstrated that at this frequeny and for this power bar, using four
tabs was not onvenient. The layout was beoming too ompliated and there was
not a great deal of physial spae available. The only advantage was the possibility of
inreasing the bandwidth at the expense of inreasing onsiderably the footprint.
Simulations of larger strutures inluding the bondwire array and the mirostip om-
bining strutures build over the alumina substrate were also performed. One example
is shown in Figure 4.19a. The HFSS simulation of this struture was ompared with
a simulation in ADS. The ADS simulations inluded mirostrip lines from the MLIN
library and a multi-port S-parameter le orresponding to the simulated bondwire array
shown in Figure 4.18b. The agreement between both simulations was aeptable, and
only a 300 MHz shift in frequeny was found. Therefore, most of the mathing networks
were designed in ADS inluding S-parameter les from HFSS. Simulations in ADS were
muh faster, and tuning was muh easier. This allowed reduing the omplexity of the
design proess onsiderably.
(a) (b)
Figure 4.19  (a) 3D model of part of the input mathing network simulated in HFSS (b)
Shemati of the same struture simulated in ADS using regular MLIN omponents and
an S-parameter le obtained from HFSS.
"FLIX" AND "MYR" DESIGNS:
A more detailed photo of the fabriated layout for the design "FLIX" is shown in
Figure 4.20. It is possible to observe the SMA to mirostrip transitions, the input and
output DC bloks and the biasing networks. The DC blok apaitors are resonating at
the frequeny of operation f0. Therefore they just introdue a small series loss at this
frequeny. Symmetry was respeted at the output by inserting the DC power through
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two dierent biasing networks. Low losses for the output mathing network was one of
the main onerns during the design. The design also inludes two lumped RC parallel
networks at the gate ontributing to the stability of the iruit, as it was explained in
subsetion 4.3.4.2.
Figure 4.20  Photo of the Hybrid amplier FLIX3 inluding a desription of the main
omponents. Biasing networks inside squares.
The design "MYR" in Figure 4.31a is very similar to "FLIX". The same design
priniples are followed and the same lumped omponents are used. The only dierenes
are the movements along the Smith Chart followed during the mathing network syn-
thesis. The simulations obtained in ADS were almost idential for "MYR" and "FLIX".
Only simulations for MYR will be presented here.
Figure 4.21 shows the shemati used in ADS to simulate the iruit "MYR". The
bloks are interonneted by using variables due to teh large number of onnetions.
The input and output mathing networks have a hierarhy underneath where the bond-
wire arrays and transitions simulations from HFSS are used together with ADS MLIN
omponents and models for the lumped elements. Small signal haraterization, large
signal power sweeps, frequeny sweeps as well as Monte Carlo analysis were performed.
Furthermore, large signal stability was veried.
Figure 4.22 shows small signal parameters simulated for "MYR". The simulations
were using Vdd=30 V and Idd DC biasing of 12.6 mA/mm of ative area. Figure 4.22a
shows the S11 parameter mathed at 9.1 GHz. The small signal gain shown in Figure
4.22b was 8.6 dB. Figure 4.22 presents the traditional small signal stability Rollets
fator K. The parameter was under 1 for frequenies around 251 MHz. The problem
was disappearing when the transistor was operating loaded with 50 Ohm at the input
and output as it an be estimated by looking at the augmented stability fator in Figure
4.22d. This indiates that the design always has to be operated loaded at input and
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Figure 4.21  Shemati used in ADS orresponding to the full design of the 100 W high
power amplier at X-band. The omponents representing the input and output mathing
network have a hierarhy underneath where the bondwire arrays and transitions from HFSS
are used together with ADS omponents.
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output. The stability irles were also analyzed.
A lot of eorts were plaed into synthesizing mathing networks with as muh band-
width as possible. Several tehniques were available:
• Staying with onstant small Q fators in the Smith hart helps to improve the
bandwidth. This was espeially diult at the input mathing network design.
The impedane obtained after ombining 8 gates in a single tab was very low and
lose to the edge of the Smith Chart, where the Q fator was already high.
• Following the optimal PAE load pull ontours with the response of the mathing
network also allows larger bandwidths. This was not targeted in this design.
• The frequeny response of strutures like an open- or short- iruited stub an be
used to reate loops in the mathing network. This tehnique was employed in
the designs "MYR" and "FLIX". This allowed reating a loop lose to the enter
of the Smith hart, as it an be observed in the S11 parameter shown in Figure
4.22a.
The low impedanes at the input were speially diult to math for a broad band-
width. Another tehnique that would have allowed more bandwidth at the input math-
ing network would have been to plae a apaitor in parallel as lose as possible to the
gates. This tehnique has been implemented in the past in LDMOS hybrid designs at
lower frequenies by using MOS apaitors. In this design, the tehnique ould have
been implemented by using two single layer apaitors in the same piee of substrate.
The onept is illustrated in Figure 4.23a. The 16 transistor ells are ombined in two
groups of 8 ells that are onneted by bondwires to two dierent single layer apai-
tors. The single layer apaitors are onneted to the input mathing network over the
alumina also using bondwires. Figure 4.23b shows the movements that this struture
would produe in the Smith Chart if we wanted to onjugate math the impedane Zs.
It has been assumed that the bondwires would have indutive behaviour. The apaitor
in parallel allows to get loser to the enter of the hart very eiently. A apaitor of
1.3 pF in parallel was used in this example. This tehnique was not implemented for
the atual design beause it was inreasing the omplexity of the assembly and bonding
proess.
Figure 4.24 presents the simulation results obtained during a power sweep for the
design "MYR" at 9.1 GHz. DC biasing of Idd=12.6 mA/mm of ative area is used.
All the data shown in this gure orresponds to the operating point indiated by the
"MARKER" in Figure 4.24b. Maximum PAE of 47% was ahieved, output power of 86.4
W and transduer gain of 7.37 dB, when using Pavs=42 dBm. The losses introdued by
the input mathing network were around 2.95 dB and 0.47 dB for the output mathing
network. In Figure 4.24b, it is possible to observe gain expansion eet as Pavs is
inreased. This is due to a self biasing eet and the hange in the input impedane
of the transistors as the power inreases. Figure 4.24 presents the drain urrent and
voltage waveforms for one of the ells when driven with dierent Pavs power levels.
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Figure 4.22  Small signal S-parameters and stability fator simulated for the design
"MYR" (a)S11 (b) S21 () Rollets stability fator K (d) Rollets stability fator when the
input and output are loaded with 50 Ohms.
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Figure 4.23  (a) Graphial illustration of the idea of mathing the input by using two
parallel single layer apaitors as lose as possible to the gates of the transistors (b) Move-
ments in the Smith hart produed by this struture.
The waveforms were measured at the intrinsi plane of the transistor represented as
referene plane A (RPA) in Figure 4.2b. The waveforms were slightly dierent for the
16 transistor ells of the design, as it an be observed in Figures 4.24d and e. In these
gures, the voltage and urrent waveforms are plotted over the DC harateristis of a
single ell.
Figure 4.25 presents the impedanes seen by eah of the 16 ells of the power bar
when operating at the point indiated by the "MARKER" shown in the power sweep
of Figure 4.24b. Figure 4.25a shows the fundamental impedanes seen at the drain
intrinsi plane of eah of the ells. As it was expeted, the impedanes seen by eah
of the ells are dierent, but still loated losely. This is due to dierenes in the
phase of the signal feeding eah ell when using the ombining onguration that was
presented before. Figure 4.25b shows the input gate impedane of the dierent ells of
the power bar. Figures 4.25d and e show the 2
nd
and 3
rd
harmoni impedanes seen by
the dierent ells at the intrinsi plane. For some of the ells, the impedanes are out of
the Smith Chart. This indiates that, in the simulations, there were leakages between
the ells at the harmonis. This is the reason why harmoni mathing was not targeted
in the present design. At suh high frequenies, the distane between neighbouring
ells beomes more omparable to the wavelength. Therefore, the bus ombiner at the
output does not present the "virtual open impedane" between eah of the ells. The
isolation between ells is poorer at 2f
0
and 3f
0
, and harmoni urrents run between the
ells. In priniple, this does not give stability problems.
Figure 4.26 shows four dierent simulated frequeny sweeps when using four dierent
Pavs for the design "MYR". The frequeny was swept between 8.5 to 9.5 GHz.
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Figure 4.24  (a,b) Simulated data at ompression obtained during a power sweep for
the design "MYR" at 9.1 GHz . The "MARKER" shows the operation point for all the
data presented in the table. () Drain urrent and voltage waveforms for one of the ells
when driven with dierent Pavs power levels (d) Intrinsi drain urrents vs intrinsi gate
voltage for eah of the 16 ells of the bar plotted over DC harateristis. (e) Intrinsi
drain urrents vs intrinsi drain voltages for eah of the 16 ells of the bar plotted over DC
harateristis.
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Figure 4.25  Impedanes seen by eah of the 16 ells at the drain intrinsi plane. The
operational point is indiated by the marker in Figure 4.24b. (a) Fundamental impedanes.
(b) Gate impedanes. () Funadmental and gate impedanes shown in a table. (d) 2
nd
harmoni impedanes. (e) 3
rd
harmoni impedanes.
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Figure 4.26  Four dierent simulated frequeny sweeps for the design "MYR" when
using (a) Pavs= 38 dBm (a) Pavs= 40 dBm (a) Pavs= 42 dBm (a) Pavs= 44 dBm
The eet of the fabriation spreads in the response was also investigated using
Monte Carlo analysis. The value of the lumped omponents and the substrate har-
ateristis were varied randomly within a given range. The +/-5µm tolerane in the
line widths was very tight and it was not signiantly aeting the performane. The
hanges in substrate height and permittivity were more relevant. Furthermore, it was
of speial importane that the resonane frequeny of the apaitors was aurately
positioned around f0. Figure 4.27 shows three dierent frequeny sweeps that orre-
sponds to simulations using bondwire arrays with dierent heights. The height of the
bondwire was taken as the distane from the ground plane to the highest point in the
bondwire. The three dierent bondwire arrays were simulated using HFSS. As it an
be appreiated, the frequeny response is very sensitive to the harateristis of the
bondwire array. This was already antiipated in the disussion related to Figure 4.13
in subsetion 4.3.4.1.
"ABU" DESIGNS:
The design "ABU" uses a single 20 mm power bar and ombines the 16 ells using
mathing networks with a single tab both at the input and output. Figure 4.28 presents
a detailed view of the design. The lumped omponents used here have the same funtions
as in the designs "MYR" and "FLIX". At the gates, the broad mirostrip tab where
all the 16 ells are ombined presents apaitive behaviour. This allows realizing the
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Figure 4.27  Simulated frequeny sweeps for the design "MYR" using Pavs = 39dBm
and bondwire height (a)h=4 mil (b) h=8 mil () h=12
input mathing following a similar proedure to the one that was illustrated in Figure
4.23 using a single layer apaitor in parallel.
VggVgg
VddVdd
RF IN
RF  OUT
Figure 4.28  Fabriated layout of the design "ABU". The photo inludes the lumped
resistors and apaitors used in the design.
The simulated design ABU presented maximum PAE of 49.8% when using Pavs=39
dBm, output power of 67.14 W and transduer gain of 9.27 dB at 9.1 GHz. The losses
of the mathing networks were similar to tose of the design "MYR" and "FLIX". For
the input mathing network, they were around 2.27 dB, while for the output mathing
network they were around 0.48 dB. All these simulations were performed with DC
biasing of Idd= 12.6 mA/mm of ative area.
Figures 4.29a and b show the simulated impedanes loading the drain of eah of
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the ells when the designs "MYR" and "ABU" are delivering maximum PAE. The
impedanes synthesized in the design "ABU" (Fig.4.29b) are more spread in the Smith
hart than the ones for the design "MYR" (Fig.4.29a). The same single tab onguration
has been used in ABU and MYR for the output mathing network, but not for the input
mathing network. Figure 4.29 and d shows the loadlines in the intrinsi planes for
eah of the transistor ells of the designs "MYR" and "ABU", overlapped over the DC
harateristis of the ells. As expeted there are more dierenes in the operation
between the ells of the design "ABU" (4.29d) than of the design "MYR" (4.29).
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Figure 4.29  Load impedanes and loadlines seen by eah of the ells of the power bar
at the drain intrinsi plane when they are performing with maximum PAE in the designs
(a,) "MYR" and (b,d) "ABU".
More uniformity in the operation of the ells was one of the advantages of ombining
the power bar ells in two groups of 8 instead of ombining the 16 of them together
in the same tab. This was the reason why larger power levels were obtained in the
simulations for the design "MYR" and "FLIX" than for the design "ABU". But the
most important reason why the design "MYR" and "FLIX" was more promising than
the design "ABU" had to do with stability issues, as it will be explained next.
Figure 4.30a presents the simulated stability fator for the design "ABU". The K
parameter was lower than 1 around 300 MHz, but the problem was solved when the
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iruit was operating loaded by 50 Ohms at the input and output, as it an be observed
in the augmented stability fator presented in Figure 4.30b. The same was happening
with the design "MYR", as it was explained before.
Figure 4.30  (a)Simulated K stability fator for the design "ABU". (b) Augmented
stability fator for the design "ABU".
Large signal stability analysis was performed using ADS and the ommerial tool
STAN. The method is based on the introdution of a single- and multiple small per-
turbations in dierent internal nodes of the design (Floquet Multipliers [88℄). Current
and voltage perturbation soures an be used as explained in [86℄. A Harmoni balane
simulation using mixer mode was performed using ADS. Afterwards, the poles and zeros
of the transfer funtion for the perturbation probe were identied using the software
tool STAN. If any of the poles of the transfer funtion were loated at the right hand
side of the imaginary plane, this was an indiation of large signal stability problems
[89℄, [90℄. Power sweeps were performed at dierent frequenies. The frequeny band
between 10 MHz and 10 GHz was analyzed. The probe was plaed in dierent loations
of the iruit, and simulations using two perturbation probes simultaneously were also
performed.
During the analysis done for the iruits "MYR" and "FLIX", a pole in the right
hand side was appearing for power levels under Pavs=38 dBm. It was solved by inreas-
ing the value of the resistor in the RC parallel struture from 10 Ohms to 18 Ohms.
Inreasing the resistor value to 25 Ohms was making the poles to move even further
from the right hand side of the omplex plane. For the design "ABU" there was a pole
of the transfer funtion at 2.9 GHz that was on the right hand side of the omplex plane.
The pole was appearing if Pavs = 39 dBm. There was also a pole at 690 MHz that was
appearing when Pavs= 20 dBm. A lot of dierent stabilization strategies were tried.
But it was not possible to nd a point in the design where inserting omponents in the
iruit was solving the stability problems without ompromising the performane. It is
very probable that these parametri osillations were aused by internal unstable loops
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between the ells of the power bar. The design "MYR" and "FLIX" were overoming
this problem by ombining the ells of the power bar in two groups. Even thought the
simulations were prediting stability problems for the design "ABU", it was deided to
fabriate it in order to verify it with measurements.
It is also important to highlight than in spite of the reported large signal stability
problems, the simulations for the three designs presented until now were not giving
harmoni balane onvergene problems for frequenies between 7.5 to 9.5 GHz. Fur-
thermore the parametri osillations were not deteted using the small signal stability
analysis. This indiates the importane of performing large signal stability analysis
during the design proess.
4.3.5.2 Design Using a Single 10 mm Power Bar
Figure 4.31b presents a photo of the fabriated iruit "MARA". The design uses two
separate power bars with 8 ells in parallel eah. Both the input and output mathing
networks ombine the ative devies in two branhes. The design MARA was done
based on the optimal impedanes obtained from load pull simulations for the single ell.
The lumped omponents used here have the same funtions as in the design "MYR"
presented before. This iruit was fabriated to ompare the dierene in performane
when using designs with one single power bar and when using two separated ones. The
expeted dierenes are mainly due to an improvement of thermal performane in this
solution. It is important to highlight that the model did not inlude thermal modelling,
so it was not possible to asses if an inrease in the temperature of the transistors
ould give rise to new osillations or other problems. The simulated power levels and
eienies obtained were similar to the ones of the designs "FLIX" and "MYR". Large
signal analysis did not foreasted problems. The value of the resistor needed in the RC
paralell to ensure large signal stability was 10 Ohm, smaller than the 18 Ohms required
in the designs "MYR" and "FLIX".
4.4 Fabriation and Assembly of a Hybrid HPA
Apart from the design proess using CAD tools, the projet also foused on setting
up the fabriation apabilities and the know-how required to suessfully assemble and
operate hybrid GaN ampliers at X-band. It was the rst time that high power GaN
dies were assembled using the failities available at the Danish National Miroeletroni
Clean Room. Figure 4.32a shows a drawing with all the materials that were used for
the hybrid fabriation. Figure 4.32b shows a photo of the hybrid assembled over the
opper enlosure.
The assembly steps that were followed omprise of:
1) The rst step was to attah the power bar and the alumina print to the CuMoCu
arrier at the same time. The euteti attahment was done using a 25µm thik AuSn
solder preform with 280 degrees melting point. A thin AuSn preform improves the
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(a) (b)
INPUT
  MN
OUTPUT
  MN
Figure 4.31  (a) Hybrid design MYR2 ombining 8 ells in eah of the two mirostrip
tabs at the input mathing network. The photo shows the devie fully assembled and ready
for testing. (b)Hybrid design MARA using two separated power bars ombined in parallel.
thermal performane. The CuMoCu arrier was heated at 320 degrees for a few seonds
in order to make sure that the solder had melted. It is important to perform this
operation under lean onditions and to apply a ow of nitrogen gas to avoid oxidation
during the solder proess and guarantee proper attahment. Furthermore, pressure was
applied over the power bar with the plaing tool, to make sure that no air bubbles were
trapped between the power bar and the arrier. Alignment of the power bar within the
laser ut hole was also important.
2) Afterwards, the lumped apaitors and resistors were attahed over the gold pads
in the alumina print using 60/40 SnPb solder paste that melts at 191 degrees. The enter
pins of the SMA onnetors were also attahed using solder paste. Simultaneously,
the CuMoCu arrier was attahed to the opper enlosure using a 50µm layer of SnPb
solder preform melting at 183 degrees. All the proess was performed plaing the opper
enlosure over a hot plate and rising the temperature up to 220 degrees until the ux
from the solder had evaporated. The AuSn solder was not melting at this temperature,
so the the power bar was not moving during this step. This step was also tried using
a reow oven, but the proess was faster and easier to ontrol over the hot plate. The
PTFE insulator inside the SMA onnetors was expanding around 0.08 mm in length
during the assembly over the hot plate. But no damage was deteted. The onnetor
is speied to operate between a temperature from -65 to 165 degrees.
3) The third step was to plae all the bondwires required. The bondwire dimensions
are shown in Figure 4.32. They were arefully speied aording to the data used
during the simulations.
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Transistor Power bar (4562 x 824 x 100 µm) 
Lumped components (C and R) 
Alumina print (254 µm thick) with laser cut hole
25 µm AuSn 80/20 solder preform (280°) 
CuMoCu carrier (18x14.5 mm, 1.4 mm thick)
50 µm SnPb solder preform (183°) 
Copper baseplate and SMA with miniature 
center pin diameter
(a)
(c)
(b)
POWER BAR ALUMINA
     OUT
ALUMINA
        IN
Figure 4.32  (a) Materials used for the hybrid assembly (b) Hybrid assembled over
opper enlosure () Bondwire dimensions at the interfae power bar-to-alumina prints.
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4.5 Measurement Campaign Results
In total, 11 modules using one 20mm long power bar per design and 3 modules using
two smaller 10 mm dies in parallel were manufatured. Out of these 11 single bar
modules, 2 did not pass the fabriation stage. The other 9 were tested for small signal
operation and four of them were also tested for large signal operation. At the end of
the test, 2 out of the 9 modules were burnt.
Out of the 3 modules using two power bars in parallel, only one was tested for small
signal and none of them for large signal operation. Two of the modules did not passed
the fabriation stage and the last module was burnt during small signal testing.
It was possible to DC bias the modules that were burnt, and small signal measure-
ments were reorded for them. The modules were failing when the drain bias urrent was
inreased, indiating problems with the heat dissipation. The urrent in the supplies
was limited, so the possibility of having an osillation generating an overurrent was
disarded. The assembly proess was reviewed. The modules burnt were orresponding
to the rst ones fabriated. No pressure was applied over the die while heating up the
arrier during the euteti attah proess. This was probably ausing bubbles of air
to be reated under the die. In the seond and third fabriated bathes, pressure was
applied during the attah proess by using the tip of the plaing tool. It was important
to take are not to break the air bridges while doing this. These modules were not
failing when the DC drain bias urrent was inreased. This theory is also supported
by the observations of the power bar after burning. Figure 4.33 shows a photo with a
burnt power bar, and a detailed view of the die. It is possible to observe that the die
was raked in the middle. Half of the power bar was fully detahed from the arrier.
This supports the idea that the bar was atually not properly attahed to the arrier
and that there were air bubbles under it.
Figure 4.33  Design with the power ell burnt and raked after testing.
The design inluded large eletrolyti apaitors plaed externally in the gates and
drains for supplying the required harge during pulsed operation. Without these a-
paitors I found osillations at very low frequenies under 100 KHz. Apart from the
apaitors,a 1 KOhm resistor in series at the gate DC supply terminal was used. Dif-
ferent single layer deoupling apaitors were plaed at the gate and at the drain DC
supplies.
Photos of the test bed that was build at DTU are shown in Appendix D.
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4.5.1 S-parameter Measurements
The modules passing suessfully the assembly proess were tested for small signal
behaviour using dierent DC biasing Idd urrents from 0 mA (pinhed-o) up to 500mA.
The S-parameters were measured using Pavs= -20dBm.
Figure 4.34 presents S-parameter measurements for the module "FLIX" using Idd=
400 mA. The devie presents S21 = 8.383 dB. Looking at the S11 parameter, it is possible
to identify the double resonane mathing. It is also possible to observe how the gain
at low frequenies is redued eiently.
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Figure 4.34  Measured S-parameters for the design "FLIX" using Idd=400 mA
Figures 4.35a and b show small signal measurements for the devie "MYR" when
using Idd = 200 mA, while Figures 4.35 and d use Idd=200 mA. The design is entered
around 8.1 GHz.
Figure 4.36 presents S-parameter measurements for the design "MARA" using Idd=200
mA. The design was burnt when Idd was inreased to 300 mA. Only measurements us-
ing lower Idd were reorded for this devie. The most probable explanation is that one
of the two bars was not properly attahed to the arrier and it was not dissipating the
heat orretly. This might be explained beause during the assembly proess, pressure
was applied with the plaing tool only over one of the two power bars. The small signal
gain of the design was low at these DC biasing levels. Tuning was required. It is possi-
ble to observe that the S21 response was more broadband than for the devies "MYR"
and "FLIX". Broader bandwidth was one of the foreseen advantages of having a design
with two dies. It would have been interesting to test the design for large operation, but
there were no more power bars available.
4.5.2 Large Signal Pulsed Measurements
High power sweeps were done at dierent DC biasing onditions and for dierent
frequenies for the devies "MYR" and "FLIX". Table 4.1 oers a summary of the
most outstanding large signal measurements for this devies. The power measured by
the peak power meter was an average of the power within eah pulse removing the rst
and last 25 µse of the pulse.
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Figure 4.35  Measured S-parameters for the design "MYR" using (a)(b) Idd=200 mA
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Figure 4.36  Measured S-parameters for the design "MARA" using Idd=200 mA
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Design / Measured parameter MYR FLIX
f0 (GHz) 8.3 8.3
Idd (mA) 50 200
Pmax (W) 94.5 75
Large Signal Gain (dB) 7.6 7
PAE (%) > 60% > 50%
Table 4.1  Summary of the large signal measurements for the designs MYR and FLIX.
The devies were operating slightly under 1 dB ompression point. Large signal testing of
the designs MARA and ABU was not performed beause the few devies available did not
pass the fabriation stage or were burnt during small signal testing.
The designs were shifted down in frequeny, and the linear driver available had to be
used in a frequeny range where the performane was not optimal, but still aeptable.
The maximum power delivered by the driver was around 44.5 dBm (30 W) along the
operating frequeny band between 8.5 and 9.5 GHz. At 8.1 GHz, the enter frequeny
for the design "MYR", the maximum Pavs was around 43.8 dBm. At 7.5 GHz the
maximum Pavs was around 34 dBm. Furthermore, there were losses between the driver
output and the input of the DUT of around 2 dB. The losses were oming from the
isolator, ables and an hybrid oupler. This ontributed to limit even further the power
available from the driver. Therefore, it was not possible to drive the devie into hard
ompression.
Two dierent pulses with dierent duty yles were used. Pulses with 9.63% and
20.54% duty yle. The modulating pulses were analyzed arefully by using the osil-
losope and a rystal detetor in order to measure their duration, rise and fall times.
These parameters are very important to alulate aurately the PAE under pulsed
operation. In the ase of 9.63% duty yle, the measured pulse length was 996 µse
and the pulse width was 96 µse. In the ase of 20.54% duty yle, the measured pulse
length was 1480 µse and the pulse width was 304 µse. The results obtained with the
two dierent pulses were very similar.
The most outstanding result was obtained for the devie MYR 4 and it is presented
in Figure 4.37. The devie was biased using Idd=50 mA. 94.5 W were measured under
pulsed operation at 8.3 GHz and with a gain of around 7.6 dB. The devie was working
around 1dB ompression, but it was not possible to push it further into ompression
sine the driver used was ompressing as well. It would be possible to reah and slightly
surpass 100W if a driver amplier providing enough power at this frequeny is used.
The high eieny obtained (>60%) is looking too good at this frequeny. The proess
to get the eieny was analyzed arefully and no errors were found. The power levels
were measured orretly and aurately using an advaned peak power meter and the
test set up losses were arefully de-embedded. The onsumed average power levels were
also measured using an aurate urrent meter.
In Figure 4.37 it is possible to observe the eet known as gain expansion. The gain is
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lower when the devie is operated at small signal levels, and it inreases as we approah
the large signal operation, to be redued again when entering into ompression. This is
due to self biasing of the devies at large drive power levels, and also due to the large
hanges of the input impedane of the devies with the soure available power.
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Figure 4.37  Measured power sweep for the design "MYR" at 8.3 GHz. Pout in blue,
PAE in green and Gain in red. Idd=50 mA, PRF=675 Hz,Duty Cyle 20.54%
Figure 4.38 presents a frequeny sweep for the devie "MYR". The measurements
were done for seven frequenies between 8 and 8.4 GHz and using dierent onstant
Pavs, Idd=100 mA, PRF=1 KHz and 9.63% duty yle. The smaller onstant soure
available power used for the test (38.8 dBm) orresponds to the one where the devie
gain starts to ompress. At this operational point and in the band between 8.1 to 8.3
GHz, the output power of the devie is larger than 45W, the PAE is above 30% and the
gain is around 8.5 dB. The larger onstant soure available power used for the test (41.8
dBm) drives the devie lose to the 1dB ompression point. Under these onditions
and along the 200 MHz band between 8.1 to 8.3 GHz, the output power of the devie
is larger than 75W, the PAE is above 35% and the gain osillates between 7.5 +/- 0.5
dB. The PAE varies fast between 35% and 60% along the band.
CW measurements were not performed due to the high risk of burning the devie,
beause of the large amounts of average power involved.
Measurements of the devie "FLIX" showed slightly worse performane that the
design "MYR". Power sweeps were performed from 7.9 to 8.4 GHz and Idd=200 mA.
Maximum power level of 75 W was measured at 8.3 GHz, with Gain= 7 dB, and the
devie working under P1dB. PAE was larger than 50%.
Comparing with the simulations, the response of the fabriated devies was shifted
1 GHz down in frequeny. This an be due to several reasons:
• The simulations of the bondwire transitions were done in HFSS and the printed
substrates were simulated separately in ADS. As it was explained in setion 4.3.5,
a shift of 300 MHz was observed if ompared with a full HFSS simulation of the
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Figure 4.38  Measured frequeny sweep for the design "MYR" at dierent onstant Pavs.
Pout in blue, PAE in green and Gain in red. Idd=100 mA, PRF=1KHz, Duty Cyle 9.63%
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transition plus the iruit over the alumina substrate.
• The height of the bondwires was not ontrolled aurately during the fabriation.
In subsetion 4.3.4.1, Figure 4.13 showed the shift in the input impedane to math
when dierent bondwire heights were used. Furthermore, Figure 4.27 in subsetion
4.3.5.1 presented the eet of the bondwire height in a full HB simulation. A
onsiderable shift in frequeny was observed.
• The resistors used in the paralell RC networks at the gate had more parasiti
indutane that the one speied in the datasheet. This was beause the lumped
omponent was mounted over a dierent substrate than the one used for the
speiations.
• The large signal model was not validated with measurements. The really small in-
put impedane at the gate makes very diult to get a broadband math. Model
gate impedane was not validated. Furthermore, the input impedane was hang-
ing fast with the power level used.
In spite of the shift in frequeny, the measured maximum power levels and the as-
soiated gain were in agreement with the simulations. The measured PAE was higher
than expeted. Furthermore, the Idd DC biasing urrent required to get best perfor-
mane was smaller than in the simulations. Best simulated performane was obtained
with Idd=250 mA while during the measurements, Idd=50 mA was giving best results.
4.6 Conlusions and Future Work
The goal of the projet presented here was to develop a high power amplier for
X-band frequenies with apabilities to replae the vauum tubes used in radar systems
designed by Terma, the ompany o-funding the projet. An MMIC solution was dis-
arded beause of the high ost involved, due to the large GaN area needed and the
low yields expeted. A 100 W GaN hybrid high power amplier design operating at
X-band has been presented. 94.5 W were measured under pulsed operation at 8.3 GHz
and 1 dB ompression. The devie was biased using Idd=50 mA. The assoiated gain
was 7.6 dB and the PAE >60%. It will be possible to surpass the 100W output power
when a more powerful driver is used to operate the devie into harder ompression.
The power level ahieved here is in agreement with the highest ones that have been
published at this frequeny. The PAE is higher than any other one published for these
power levels. The PAE measurement proedure was reviewed arefully. The pulse width
and duration were measured aurately and an advane peak power meter was used.
Several frequeny sweeps were performed at dierent onstant input available power
levels. Limited bandwidth was ahieved. In the 200 MHz band between 8.1 to 8.3 GHz,
and at 1 dB ompression, the devie was delivering power levels larger than 75 W, PAE
>35% and gain osillating between 7.5 +/- 0.5 dB. Simulations predited power levels
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similar to the ones measured. But the measurements were shifted down in frequeny
by 1 GHz. Possible reasons for this disagreement inlude non aurate ontrol of the
bondwire height during manufaturing, simpliations done during the simulations and
possible errors in both the nonlinear model and the linear resistor model. Furthermore,
the transistor model did not inlude thermal haraterization.
The single stage hybrid design approah has been desribed in detail. The rst step
was the seletion of the 0.25 µm SiC over GaN power bar tehnology from Triquint.
Preliminary load pull simulations in ADS were performed over a single 1.25 mm ell
in order to selet the optimal loading onditions. The tehnology was evaluated by
performing a measurement ampaign over a single ell. The devie was operated under
large signal delivering 5.6 W/mm. This demonstrated that a 100W design was feasible
by using 20 mm of ative area.
Alumina substrate was seleted for synthesizing the mathing networks, SMA on-
netors with miniaturized entral pin and lumped apaitors and resistors. Custom
made CuMoCu and Aluminium diamond arriers were used.
The bondwire array transitions were analyzed arefully by performing extensive 3D
EM simulations using HFSS. The usefulness and auray of full-wave eletromagneti
simulation tools for modeling bondwire arrays has been validated with a purpose built
16 bondwire array struture. The auray of the indutor-based bondwire model is not
always enough. This work has revealed the importane of using an aurate bondwire
array model during the design of hybrid power ampliers above C-band.
The suitability of the lumped omponents, biasing networks and transitions was
also evaluated with measurements. The resonane frequeny of the apaitors was very
dependent on the substrate height and permittivity used.
Two dierent designs have been disussed: one using a 20 mm power bar and the
other one using two 10 mm bars in parallel. The 20 mm bar omprises of 16 ells in
parallel and eah of the 10 mm bar has 8 ells.
For the design using a single 20 mm power bar, the number of ells to be ombined
at the gate side was onsidered. Nonlinear models for the transistors, HFSS data for the
bondwire arrays and transitions and linear models for the manifold strutures and the
mathing networks were used to perform Harmoni Balane simulations. They showed
that the devie was easier to math at the gate if two separated tabs were used to
ombine the ells into two groups of 8. Furthermore, large signal pole-zero stability
analysis showed that the devie was always osillating if all 16 gates of the ells were
ombined into a single tab. Dierent strategies were followed to avoid instabilities.
Parallel RC networks were used in series with the gates to kill the huge gain of the devie
at low frequenies and avoid osillations. Three dierent designs were manufatured
using a single 20 mm bar. Two of them alled "MYR" and "FLIX" ombining the gates
of the 16 ells into two tabs. One alled "ABU" ombining the 16 ells in the same
tab. Only measurements of the former ones were performed, obtaining the good results
reported before. The design "ABU" did not pass the fabriation stage and it was never
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tested. It might be interesting to fabriate this devie in the future to verify that the
design always osillates independently of the elements inserted to try to stabilize it.
The advantages of the design with two 10 mm ells in parallel were a better thermal
performane and impedanes easier to math along a broader bandwidth. Small signal
measurements of the design alled "MARA" showed promising results with inreased
bandwidth. Unfortunately, two of the three modules fabriated were destroyed during
the assembly proess. The last one was burnt during small signal testing probably due
to improper die attah. Gain was low and tuning will be required in future ativities.
The assembly proess was omplex, requiring many steps. A lot of time was invested
in setting up the fabriation failities to perform proper euteti die attah and bonding.
It was important to perform the die attah under lean onditions and to apply a ow
of nitrogen gas. It was also neessary to apply a gentle mehanial pressure over the
die during the attahment to avoid air bubbles under it and guarantee eient heat
transfer.
Follow up ativities within this projet would fous on entering the response at 9.1
GHz. Better ontrol of the bondwire height helps in this diretion. Full eletromagneti
simulations of the array, transitions and mathing networks might also be beneial.
Preliminary tuning ativities were done based on data extrated from the simulations. It
proved to be useful, but time onsuming. A module to module performane omparison
to assess yields should be required. It would also be interesting to test the devies
at larger Vds = 48 - 50 V and ompare performane. The lumped omponents used
an withstand these voltage levels, but the simulation models did not allow them. A
nonlinear eletrothermal model ould also be very useful to perform simulations using
temperature gradients between the ells. Measurements of the heat distribution along
the power bar might also be interesting. More units of the design "MARA" using two
10 mm ells should be manufatured.
Higher gain is desired. A two stage hybrid design is possible after the design and
manufaturing experiene earned with this projet. Two stage hybrid designs for X-
band have already been reported in [111℄. An MMIC delivering 100 W at X-band is
possible, but it would require a lot of GaN hip area and low yields. An attrative
alternative is a semi-hybrid solution inluding two stages integrated in a single MMIC
hip and the output mathing network implemented over alumina substrate and joined
to the MMIC with a bondwire array. This solution saves GaN area, thus reduing ost.
It might also benet from the low losses of the alumina ompared to the GaN, improving
PAE.
To onlude, eorts have to be plaed in the design of eient ombining strutures
in order to plae several modules in parallel. A transmitter delivering 500 W average
power would be a good andidate to substitute the tubes used in the radars designed by
Terma. At least eight 100 W modules are required to reah these power levels. Spatial
ombining using oaxial to air waveguide transitions might be worth investigating [116℄,
[117℄.
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Solid State Power ampliers have reeived muh attention in the last years due
to the fast development of GaN HEMT tehnology. This tehnology provides exep-
tional advantages when ompared to tube-based ampliers. A smaller footprint size, an
improved reliability and their suitability for modern phase array systems makes GaN
SSPAs serious andidates for tube replaement. Nowadays, the use of SSPAs has al-
ready surpassed the use of tubes in appliations using frequenies of up to 4 GHz, and
this tendeny is expeted to ontinue at higher frequenies in the near future.
The work presented here fouses on SSPAs designs using both MMIC and hybrid
solutions for replaement of GaAs SSPA and amplier tubes respetively. A lot of
researh has been done in the eld of GaN, but there are still many interesting topis
address suh as improvements in thermal performane, eieny enhanement and push
the tehnology higher in frequeny.
A ompat 50 W GaN High Power Amplier with PAE > 50% at C-band for the next
generation of Sentinel satellites has been presented. The results of the measurement
ampaign provide exellent results. The maximum average power level measured under
pulsed operation is 53.16 W and the maximum overall PAE measured is 55.8%. The
MMIC presents a satisfatory 0.5dB bandwidth of 450 MHz entered at 5.1 GHz. The
work presented here represents, to the best of my knowledge, the highest eieny ever
reported on a single hip MMIC design at C-band for power levels above 50 W. In
omparison with a solution of four GaAs MMICs ombined to deliver the same power
level, an improvement of >15% in PAE and a footprint redution by a fator of four or
more has been demonstrated.
A 100 W GaN hybrid high power amplier design operating at X-band for tube
replaement has been presented. 94.5 W have been measured under pulsed operation
at 8.3 GHz and 1 dB ompression. The assoiated gain is 7.6 dB and the PAE >60%.
It will be possible to surpass the 100 W output power when pushing the devie into
harder ompression. Limited bandwidth is ahieved. Between 8.1 to 8.3 GHz and at 1
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dB ompression, the devie delivers power levels larger than 75 W, PAE >35% and gain
osillating between 7.5 +/- 0.5 dB. The maximum power level ahieved for this design
is in agreement with the highest ones that have been published at this frequeny. The
PAE is higher than any other one published for this power level. The PAE measurement
proedure has been arefully reviewed.
The design proess has been desribed in detail for both designs. The usefulness
of using aurate nonlinear models and eletromagneti simulators has been onrmed.
The models have been validated through S-parameter and load pull measurements.
The designs addressed here are espeially relevant beause it is rare to nd publi-
ations in literature on MMICs below C-band and Hybrids above the same band. The
reader is enouraged to refer to the onlusion setions of hapter 3 and 4 for a more
detailed summary of the ahievements of the present PhD dissertation.
Carlos Cilla Hernandez
Copenhagen, Deember 2012
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Appendix A
C-band GaN transistors load-pull
ampaign photos
This appendix presents photos of the GaN C-band MMIC and the the test beds
that were build during the load pull and measurement ampaigns.
Figure A.1  Load pull measurement set up installed inside the Payload Division lean
room
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ampaign photos
Figure A.2  Overview of on-wafer transistor (oplanar)
Figure A.3  Overview of died transistor (mirostrip)
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Figure A.4  GaN wafer plaed on the probe station

Appendix B
C-band MMIC test ampaign photos
This appendix presents photos of the GaN C-band MMIC the test beds that were
build during the nal measurement ampaign.
Figure B.1  Test bed prepared at ESA ESTEC Payload Division Laboratory
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Figure B.2  Test bed for MMIC test ampaign
Figure B.3  Custom made DC probes with SMC male onnetors
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Figure B.4  MMIC mounted over CuMo arrier and probed

Appendix C
MMIC High Power Measurements
Pulsed frequeny sweep measurements
Figures C.1 to C.8 show measured PAE, Gain and Output Power along the frequeny
band 4.8 to 6GHz using onstant soure available power and 100MHz as frequeny step.
Figures C.9 to C.19 present measurements along the frequeny band 4.5 to 6.1GHz using
onstant available power at the soure and 50MHz as frequeny step. The number of
sampled points is double than in the ase of Figures C.1 to C.8. Furthermore, the
smaller sales used in the axis allow more aurate readings of the output power and
gain levels.
Figure C.16 presents data around 2dB ompression point, showing that in the fre-
queny range from 4.85GHz to 5.15GHz the output power is 46.9dBm +/- 0.1dB. This
orresponds to a 0.2dB bandwidth of 300MHz. PAE varies between 50%-55% along
all this frequeny range, as shown in Figure C.7. Figure C.8 presents maximum PAE
performane ahieved around 4.9GHz when operating around 3dB ompression point.
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Figure C.1  Measured performane during a frequeny sweep with onstant
Pavs=23.4dBm
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Figure C.2  Measured performane during a frequeny sweep with onstant
Pavs=24.6dBm
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Figure C.3  Measured performane during a frequeny sweep with onstant
Pavs=25.5dBm
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Figure C.4  Measured performane during a frequeny sweep with onstant
Pavs=26.4dBm
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Figure C.5  Measured performane during a frequeny sweep with onstant
Pavs=27.6dBm
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Figure C.6  Measured performane during a frequeny sweep with onstant
Pavs=28.5dBm
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Figure C.7  Measured performane during a frequeny sweep with onstant
Pavs=29.4dBm
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Figure C.8  Measured performane during a frequeny sweep with onstant
Pavs=30.6dBm
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Figure C.9  Pout and Gain during a frequeny sweep using onstant Pavs=16dBm
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Figure C.10  Pout and Gain during a frequeny sweep using onstant Pavs=24.9dBm
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Figure C.11  Pout and Gain during a frequeny sweep using onstant Pavs=26.1dBm
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Figure C.12  Pout and Gain during a frequeny sweep using onstant Pavs=27dBm
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Figure C.13  Pout and Gain during a frequeny sweep using onstant Pavs=27.9dBm
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Figure C.14  Pout and Gain during a frequeny sweep using onstant Pavs=28.5dBm
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Figure C.15  Pout and Gain during a frequeny sweep using onstant Pavs=29.1dBm
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Figure C.16  Pout and Gain during a frequeny sweep using onstant Pavs=29.4dBm
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Figure C.17  Pout and Gain during a frequeny sweep using onstant Pavs=30dBm
13 
15 
17 
19 
21 
23 
25 
27 
29 
44 
44,5 
45 
45,5 
46 
46,5 
47 
47,5 
P
o
u
t 
(d
B
m
) 
Constant Pavs = 30,6 dBm (step 50 MHz) 
 
Freq (GHz)  
Figure C.18  Pout and Gain during a frequeny sweep using onstant Pavs=30.6dBm
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Figure C.19  Pout and Gain during a frequeny sweep using onstant Pavs=30.9dBm

Appendix D
X-band Hybrid HPA test ampaign
photos
This appendix presents photos of the GaN X-band Hybrid HPA, and the test bed
that was build during the nal measurement ampaign at DTU.
Figure D.1  Test bed prepared at DTU
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128 Appendix D. X-band Hybrid HPA test ampaign photos
Figure D.2  Test bed for Hybrid test ampaign
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ABSTRACT 
 
The paper describes the design and experimental performance assessment of a Solid State C-band High Power 
Amplifier (HPA) using European MMIC GaN technology from United Monolithic Semiconductors (UMS). The design 
will be used as a baseline for future developments of the next generation of Sentinel satellite T/R modules.  
The two stages MMIC HPA features a 6730 X 3750 um
2
 compact footprint. The driver stage comprises two 16X100 
µm cells, and the output stage four 16X150 µm cells in parallel. The transistors use Vdd=30V and low quiescent current 
biasing conditions. The overlapping between simulated drain current and voltage waveforms is minimized, thus 
providing good power added efficiency.  
The MMIC has been fabricated at the UMS foundry using an early revision of their process GH25, which currently is 
under final development. It uses 0,25 µm gate length and is intended for MMIC design up to 20GHz. Preliminary on-
wafer pulsed measurements show output power levels in the order of 36-40W with associated 46,7% overall two stages 
PAE and 21,6 dB large signal Gain at 5,4 GHz. These results are in good agreement with the simulated values. 
 
INTRODUCTION 
 
The current Sentinel satellite T/R module configuration consists of two 5610 x 4510 um
2
 paralleled 11W GaAs MMICs 
with PAE=36.9%. This power level is close to the technological limit of GaAs for a single chip. ESA plans to 
implement a new calibration mode for a next generation of Sentinel that requires reducing 10% of the receiving 
window, therefore degrading the SNR. In order to maintain the resolution, one possible solution is to increase the 
transmitted power to 40W. Two solutions are foreseen: the first one consists on parallel four 11W GaAs transistors. But 
the losses in the combining structure (0.4-0.6dB) would reduce the overall PAE to 31% while delivering 38W. There 
would also be an increased risk of malfunction due to imbalances between the parallel stages and increased spreads 
created by the bondwire arrays and transitions. The second option is to use the benefits of GaN technology to design a 
more compact and efficient 40W MMIC using a single chip as it will be described within this paper. 
The C-band MMIC presented in this work has been fabricated at the UMS foundry using an early revision (iteration 1) 
of their process GH25, which currently is under final development. It uses 0,25 µm gate length and is intended for 
MMIC design up to 20GHz. A practical realization of the MMIC is shown in Fig.1. 
 
 
 
Fig.1. C-band MMIC HPA (6730 X 3750 um
2
)                                      
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The frequency of operation is just at the border between the recommended 
applications for the UMS technologies GH50 and GH25. The latter will be used 
since it allows the design of MMICs, while GH50 is only for discrete power bars.  
Designing in the lower frequency range of the process implies the need of a 
relatively large MMIC area and also the need of lumped components with values 
close to the maximum ones available for this process. 
 
MMIC DESIGN PROCESS 
 
The design approach comprises: feasibility assessment, small and large signal 
transistor model validation using load pull measurements, selection of the MMIC 
topology (number of stages, cell sizes), selection of biasing point and class of 
operation, design using the validated nonlinear model in a harmonic balance 
simulator, stability analysis, matching network synthesis, passive components 3D 
EM simulation and spreads evaluation.  
                                                                                                                                              Fig.2. GaN transistor cell 
 
The specifications require central frequency of operation at 5.4 GHz, total output power between 35-40W, PAE> 45% 
and 150 degrees maximum junction temperature when using a baseplate temperature of 80 degrees. 
 
Feasibility assessment  
 
The first step was to evaluate the performance of the technology. An on-wafer isothermal load-pull measurement 
campaign was performed over a small 8x75µm v1s transistor cell, similar to the one shown in Fig. 2. The data in Fig.3 
show measurements at constant 3dB compression, where the load impedance is swept at the fundamental frequency, 
while the 2nd and 3rd harmonic impedances are kept fixed to an optimal value. The measurements were performed with 
the chunk at 40 degrees and the selected biasing point is Vdd=30V and Idd=13.5mA (22 mA/mm). Fig.3a shows the 
contours for PAE, while Fig.3b shows output power contours. Power densities up to 6W/mm and maximum PAE of 
68% were measured at 5.4GHz. This information was useful to select the total gate periphery needed to meet the specs. 
The foundry reported power levels up to 6.6 W/mm, but they recommend operating close to 4W/mm. 
 
Small and large signal model validation 
 
Two nonlinear models for this technology were provided through the project. One developed by the University of 
Bologna (UNIBO) for the version v1s of the GH25 transistors and other one from UMS for the v3s version. The model 
validation campaign included both small/large signal measurements, thermally controlled for a 8x75 µm v1s cell. 
Fig.4 presents a comparison of the measured and simulated small signal parameters for 8x75 µm v1s transistor cell at 
Vds=30V and Ids=30mA. Good agreement is observed, especially if we look at the input and output impedance levels, 
while there is a small difference in the gain of less than 1dB. The experience shows that the most important for a model 
is to present a good agreement in the impedance levels. 
 
                       
 
Fig.3. Fundamental impedance load pull for 8x75 µm V1S with 2nd and 3rd harmonic fixed. (a) Measured PAE 
showing PAE max. 68%. (b) Measured Pout showing Pout max. 35.65 dBm which corresponds to 6 W/m. 
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Fig.4. Measured (red) vs. simulated (blue) small signal S-parameters for 8x75 µm v1s transistor cell at Vds=30V and 
Ids=30mA 
 
 
A load pull test bed was installed in the in the RF Payload Systems Division Laboratory at ESTEC, to validate the large 
signal models and also select the optimal load and source impedances for the transistors in order to achieve maximum 
PAE. This was done by tuning both at fundamental and at harmonic frequencies the load impedance.  
Fig.5a shows a comparison of the location in the Smith chart of the load delivering the highest output power during 
measurements (circle) and in the simulations (diamond), while Fig.5b compares the location of the load delivering best 
PAE during measurements (circle) and in the simulations (diamond). A good match is observed, especially for the 
location of the maximum power.  
Based on these measurements the fundamental and 2nd harmonic loads providing the best PAE performance were 
selected for the final design. 
 
Selection of MMIC topology and class of operation 
 
The MMIC footprint was constrained by the foundry to 6730 X 3750 µm
2
, since the design was part of a multi-project 
wafer run. Two stages were selected to achieve more than 20dB power gain. The driver stage comprises two 16X100µm 
cells, and the output stage four 16X150µm cells in parallel. The size of the cells at the output stage was selected to 
deliver 40W being operated at 5.2W/mm and, at the same time, to fit physically in the vertical direction given tile size. 
The power density level is higher than the 4W/mm recommended by the foundry, but there was not enough physical 
space for using more cells in parallel, and measurements demonstrated that this technology is able to deliver such power 
level densities. The transistors use Vdd=30V and Idd=22 mA/mm biasing conditions. 
Fig.6 shows the waveforms at the intrinsic interface to the transistor drain that are obtained from a HB simulation. A 
quasi semi sinusoidal voltage and a square-like current curve can be observed. These waveforms, tending towards F
-1
 
class, explain the good efficiencies obtained in the simulations, since the overlapping between voltage and current at the 
drain is avoided as much as possible. 
Junction temperature spec. has been identified as one of the challenges in future space based GaN high power amplifier 
implementation, due to the high power densities of the devices. In order to fulfill this requirement, a proper die attach 
and a design with very high efficiency is required. Thermal calculations for the 16x150µm cell were also performed to 
ensure a maximum derated junction temperature of 150 degrees, following the demands for space applications. The 
calculations assume that the device is mounted on a CuMo carrier (2, 5 x1, 5 cm) of 1mm thickness, using 50 μm thick 
AuSn 80/20 solder perform, and using 80 degrees as baseplate temperature. 
 
Matching networks synthesis 
 
After validating the nonlinear model for the 8x75µm v1s cell, scaling was required in order to choose the impedances 
for the larger cells used in the MMIC. The matching and biasing networks were designed to synthesize the optimal 
impedances while keeping attention to other requirements. The major challenge in the design was to match the low 
impedance levels at the same time at f0 and 2f0, while trying to get as much bandwidth as possible. Fig.7 illustrates the 
synthesized impedance by the output matching network (red curve) and the PAE load pull contours for the 16x150µm 
cell, both at fundamental frequency and at 2nd harmonic frequency. 
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Fig.5. Comparison of load pull measurements (circles) vs. simulations (diamonds) for 8x75µm V1s cell.  
(a) Load providing maximum Pout=35.65 dBm (b) Load providing maximum PAE=68% 
 
 
Output Matching Network 
 
The output matching network presents asymmetry around the centre axis and synthesizes the load at fundamental f0 and 
second harmonic 2f0 that provides optimal PAE. In this design, it was decided not to take into account the third 
harmonic 3f0 impedance, since there was a limited space available and the structure needed was also introducing extra 
losses that were hindering the improvement in efficiency. Furthermore, the simulations show that controlling the third 
harmonic impedance was providing only a 2-3% improvement in efficiency. Focus was placed in providing enough 
bandwidth at f0, but also at 2f0. The biasing network was actually the critical structure in the design limiting the 
bandwidth due to its resonant-like behaviour.  
The insertion losses of the output network were controlled carefully, since they reduce the efficiency dramatically. It is 
very important to understand the different mechanisms generating losses: finite conductivity, parasitic in lumped 
components, losses in the dielectric materials and RF Power leakage through the biasing lines. Losses < 0.6dB were 
achieved. 
 
Inter-stage Matching Network 
 
The inter-stage matching network was designed with focus on matching the gates of the output stage transistors with the 
impedance needed to transfer as much power as possible from the driver to the output stage and at the same time load 
the output of the driver stage with the correct impedance. The driver is working in a relative linear region, at least 3dB 
under the 1dB compression point, and the impedance selected is the optimal one to ensure that the driver is providing 
maximum PAE at this point of operation.  
The low frequency gain was controlled with the use of a 
parallel RC structure. This high pass network kills the 
large gain of the transistors at lower frequencies 
avoiding low frequency oscillations, and it helps to 
compensate the device gain roll-off maintaining the 
gain flat across the bandwidth of the design. There is a 
compromise between the maximum gain provided by 
the MMIC and the improvement in stability that is 
controlled by the values of the RC network.   
 
Input Matching Network 
 
The input matching network has a small bandwidth due 
to the limited chip area available in the wafer. It was 
designed to insert as much power as possible into the 
MMIC, and at the same time control the stability.  
Fig.6. V/I waveforms from HB simulation at the intrinsic 
 drain interface under optimal loading conditions. 
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Fig.7 Synthesized output impedance (red curve) and load pull contours showing PAE contours for the 16x150µm cell     
(a) at fundamental frequency f0 (b) at 2
nd
 harmonic frequency 2f0. 
 
 
The MMIC gain was designed to be flat across our bandwidth, compensating the gain slopes of the active components 
with engineered slopes for the insertion and reflection losses for both the input and inter-stage matching networks. 
 
Full MMIC Harmonic Balance simulations 
 
The nonlinear model was used together with the synthesized matching networks to perform Harmonic Balance 
simulations (HB) using ADS. The results from a nonlinear simulation showing a power sweep for the full MMIC design 
at 5,4GHz are presented in Fig.9. On the other hand, Fig.10 presents the overall two stages PAE, output power, and 
transducer gain for a frequency sweep at constant input power Pavs=24dBm(close to 6dB compression). As it can be 
seen, the bandwidth is simulated to be 450MHz (5.1-5.55 GHz) for a gain variation of less than 0.5dB (22-22.5dB), 
with corresponding output power of more than 40W (46-46.5dBm), and a PAE variation of less than 3pts (38% to 
41%). The results are based on 2.5D full-wave electromagnetic simulations (Momentum) of the matching networks and 
the stack of layers for the GH25 process provided by UMS. The 3D drawing of the output matching network is 
illustrated in Fig.8.  
Both small and large signal stability analysis were performed. The small signal or linear stability analysis included an 
investigation of the stability circles and the traditional Rollets factor. But this is certainly not enough, mainly because 
the method does not guarantee the internal stability of the circuit. The large signal stability covers even and odd mode 
internal stability analysis, and is based on the introduction of a single- and multiple small perturbations in different 
internal nodes of the design (Floquet Multipliers [1]). A Harmonic balanced simulation using mixer mode was 
performed using ADS and afterwards the poles and zeros 
of the transfer function were identified using the CAD tool 
STAN ([2],[3]). Stabilization resistors between drains and 
sources were used in order to avoid odd mode oscillations. 
Harmonic Balance simulations using Monte Carlo analysis 
were performed using the spreads provided by the foundry 
and changing the loading impedance at the DC biasing 
ports. The spreads were shifting the response in frequency 
and degrading the performance, but their influence was 
minimized when the device was operating under high 
compression conditions.  
 
Fig.8 Output matching network drawing in 3D EM simulator 
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Fig.9 Simulation of full MMIC power sweep at 5.4GHz using nonlinear model. 
 
 
  
 
Fig.10 Simulation of full MMIC frequency sweep at Pavs=24dBm (6dBcomp) using nonlinear model. 
 
 
 
PRELIMINARY MEASUREMENTS 
 
On-wafer preliminary measurements under pulsed conditions were performed over three different devices, sweeping the 
available power at the input up to 24dBm and the frequency from 5 to 5.8 GHz. The RF test used a 25 us short pulse 
and 10% duty cycle. The MMIC was DC biased under the same conditions that were used during the simulations and 
the load pull validation measurements (22-25 mA/mm).  
The data in Fig.11 and 12 show maximum measured power levels around 36 W, with 46,7 % overall two stages PAE 
and 21,6 dB transducer gain. The three devices that have been measured show similar performance, and a relatively 
close agreement between simulated and experimental results is observed when comparing Fig.10 and Fig.11. A junction 
temperature of 140 degrees is obtained when using the measured data as inputs for the calculations under the mounting 
conditions specified previously in this paper. It is important to emphasize that the devices were not pushed into 
compression during the preliminary measurements, so it will be possible to get better performance during the final 
measurements. The results from the final test campaign, with the MMIC properly attached to a CuMo carrier, will be 
presented at the workshop. 
 
CONCLUSIONS  
 
The design process of a compact 40W GaN High Power Amplifier has been presented.  
The amplifier fulfills the specifications regarding power (36-40W), gain (21.6 dB) and efficiency (46.7%). Wider 
bandwidths are also possible at the expense of footprint space and/or trade-off in maximum output power and 
efficiency. 
Fulfilling the derated junction temperature for GaN technology in power amplifier applications is the main challenge for 
space applications. In this work, the calculated junction temperature is kept under 150 degrees for a reference baseplate 
temperature of 80 degrees. The capability of operation within the space radiation environment is being investigated but 
is expected to be sufficient [4]. 
The final measurements related to dice MMIC test campaign will be discussed during the workshop presentation. 
Overall an improvement of >15% in PAE has been measured in comparison with a solution of four GaAs MMIC 
combined in parallel, while the output power levels are similar. Furthermore, the footprint size is around 25 mm
2
 both 
for the GaN design presented here and for the current Sentinel individual GaAs MMIC solution, thus leading to a 
considerable reduction in chip area by a factor of four or more if we consider the external power diver and combiners 
required to combine 4 GaAs MMIC chips. 
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Fig.11 C-band MMIC frequency sweep measurements at Pavs=24dBm (device S8) 
 
 
Fig.12 C-band MMIC power sweep measurements at 5,4 GHz (device S8) 
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Abstract  —  This paper presents a bondwire array model 
obtained using a software based on the finite elements method 
and validated up to 15 GHz by measurements over a purpose-
build array structure. This work addresses the limits of the 
inductor-based bondwire model when used at frequencies above 
C-band to simulate the large bondwire arrays that are used in 
long multi-transistor power bars. The usefulness of an accurate 
3D EM model during the amplifier’s matching network design 
process is highlighted using a practical example, and the effect of 
the insertion loss variations along the different bondwires 
comprising the array on the hybrid performance is discussed. 
 
Index Terms —  High power amplifier, Hybrid integrated 
circuits, Integrated circuit packaging, Power transistors, 
Semiconductor device packaging, Wafer bonding. 
I. INTRODUCTION 
Bondwire arrays are extensively used in electronic 
packaging and to interconnect microwave components . An 
example of this is the electrical connection provided between 
the power bar die, comprising several transistor cells in 
parallel, and the external matching structures.  
Lately, there has been a renewed interest in high power 
amplifier design thanks, to a large extent, to the development 
of GaN semiconductor technology that is already having an 
important impact  into the wireless and radar market. At 
frequencies below 6GHz, it is typical to find hybrid packaged 
transistor power bars with prematched structures like  MOS 
capacitors and bondwire arrays connecting to the package 
flange.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. Drawing of the fabricated bondwire structure using full 
wave simulation CAD 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. Fabricated structure with two, 16 bondwire arrays in 
parallel. A close-up of a bondwire is illustrated in the lower right 
corner.  
 
At frequencies above 6 GHz, MMIC solutions dominate 
the market, and it  is challenging to find hybrid solutions, 
since the package and bondwire parasitics become 
increasingly important at sizes comparab le to the operating 
wavelength. 
Hybrid solutions above C-band have two main advantages 
that make them worth further investigation: the reduction in 
semiconductor area needed, therefore reducing drastically the 
final cost, and the possibility of implementing the external 
matching and biasing networks on very low loss substrates, 
thus improving output power and efficiency capabilities. 
Alumina substrate has e.g., 10 times lower loss tangent at 
10GHz than SiC semiconductor which  is the most commonly 
used substrate for GaN transistors.  
Hybrid design above C-band requires a good model of the 
bondwires and their transition (see Fig. 1), in order to achieve 
a proper matching and to avoid the need of tuning after 
manufacturing, if even possible.  
Previous research has focused on closed-form equations 
used to compute self and mutual inductances of the bondwire 
arrays [1]-[5]. Full wave software simulat ions of single and 
double bondwires have also been published. [6], [7].  
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Fig.3.  Single bondwire S11-parameter using ADS inductance- 
based model (Red) and full wave 3D simulation (Blue) from 1 to 32 
GHz. Also shown the lumped equivalent model of the bondwire-to-
microstrip transition, which added to the ADS model, would make 
both curves to match. 
 
In this paper we examine the limitation of the inductor-
based bondwire model at frequencies above 6 GHz. Section II 
presents a comparison between measurements of the 
fabricated array structure, shown in Fig. 2, and data obtained 
from a full wave simulation up to 15 GHz. Finally, Sect ion III 
focuses on the importance of having an accurate bondwire 
model during  the design process of hybrid high power 
amplifiers.  
II. BONDWIRE MODEL 
Traditionally at low frequencies , the bondwire is 
considered to have an inductive behavior, and it  is a  good 
principle to keep it as short as possible. The ADS bondwire 
array model [3] is based on self and mutual inductance 
calculations, modeling each bondwire with five segments of a 
given radius, conductivity, distance from ground plane and 
separation between adjacent bondwires.  
At higher frequencies however, the bondwire-to-microstrip 
transition becomes significant, and the behavior depends on 
the permitt ivity and thickness of the substrate used, the 
bondwire-to-microstrip connection angle and the distance 
from the connection point to the substrate edge. 
Fig. 3 shows a comparison up to 32 GHz of a single 
bondwire simulation using the inductor-based ADS model 
and a simulation using 3D fu ll wave electromagnetic 
simulation software. Both models match up to around 6GHz, 
but not at higher frequencies. 3D EM CAD programs like 
HFSS or CST are efficient with the computers availab le 
nowadays, and a good matching between simulation and 
measurements was verified both for the single bondwire and 
for more complex structures , as shown in the next section. In 
Fig.3, a lumped equivalent of the bondwire-to-microstrip 
transition can be added to the ADS model in order to fit both 
curves.  
 
 
Fig. 4.  Comparison between measurement (blue) and full wave 
electromagnetic simulation (red) of fabricated structure. 
III. BONDWIRE ARRAY: MEASUREMENTS VS SIMULATIONS 
Large arrays using many bondwires in  paralell are usually 
found in the large single tabs of the output ports of transistor 
power bars. The number o f bondwires in parallel and the 
radius are chosen to accommodate properly all the current at 
the output power stage. 
When paralleling bondwires in the sa me tab as shown in 
Figs. 1 and 2, the overall parasitic inductance is reduced 
while the capacitance to ground increases, relative to a single 
bondwire, due to the paralleling. Th is makes the fu ll wave 3D 
modeling even more necessary than in the case of a single 
bondwire.  
Fig 4. shows good agreement between measurements of the 
structure shown in  Fig. 2 and simulations in Fig. 1, using the 
fin ite elements method (FEM) up to 15 GHz. The behavior 
was also validated using software based on the finite-
difference time-domain method (FDTD). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5. Load pull data for a single transistor cell showing PAE 
circles at 9 GHz and synthesized impedances for each one of the 16 
cells of a power bar, using the bondwire full wave model (crosses) 
and the inductor-based model (squares) 
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Fig. 6. Losses along the two bondwires at the edges of the array 
in blue (crosses) and for the other 14 bondwires in black.  
IV. HOW AN ACCURATE BONDWIRE MODEL IMPROVES THE 
HYBRID DESIGN PROCESS 
The process of designing a hybrid power amplifier using 
multi-transistor power bars can be greatly  improved by the 
use of the accurate models available nowadays both for the 
active and passive elements. The first step in the design is to 
find optimal loading conditions for a single cell performing 
load and source pull. Fig. 5 shows the Power Added 
Efficiency (PAE) contours for a given transistor cell 
operating at 9 GHz, where the red area corresponds to the 
optimal performance in terms of PAE. Next step is to design 
the matching networks for the power bar containing several 
cells in parallel, taking into account that the bondwire array is 
actually part  of the matching structure. Using a multiport 
bondwire array model obtained using a full wave solver 
makes possible to simulate the impedance that each of the 
cells of the array is loaded with.  
When paralleling many cells in a power bar, the 
impedances to match are typically very low, therefore only 
narrowband designs are often possible, and it is therefore 
necessary to be very careful when designing the matching 
networks.  
The crosses in Fig 5 represent the output  impedances seen 
by the individual  transistors of a 16 cells power bar at 9 GHz 
when using the full-wave array  model during the matching 
network design process, and the squares represent the 
impedance seen when the full-wave array model is 
substituted by an inductor based one. When looking at the 
PAE corresponding to both cases, we can conclude that the 
use of a non accurate model can completely detune the 
performance of the hybrid design. 
There exist also imbalances  in the synthesized impedance 
along the different ports of the bondwire array, part ially due 
to the fact that the two bondwires on the edges of an array 
only have one neighboring bondwire instead of two. This 
modifies the magnetic and electric fields along the array, and 
therefore the couplings and losses between the different 
bondwires will also vary along the array. The bondwire losses 
will also depend on the loading impedance levels when 
compared with the equivalent characteristic impedance of the 
bondwire [3]. 
Fig. 6 corresponds to a simulat ion showing the variation of 
the insertion losses along the different bondwires of an array 
used at the gate of a 16 cells hybrid power transistor. At the 
gate, these variations in loss-levels will create d ifferences in 
the operating compression point of each of the indiv idual 
cells. At  the drain, the differences in synthesized impedance 
for each of the cells will create d ifferences in performance 
between the cells. These differences in performance between 
the cells will add to other imbalances created due e.g. to the 
differences in the temperature of operation along the bar. 
 
V. CONCLUSION 
The usefulness and accuracy of full-wave electromagnetic 
simulation tools for modeling bondwire arrays has been 
validated. A 16 bondwire array structure has been fabricated 
obtaining a good matching between measurements and the 
full-wave model up to 15 GHz. It has been demonstrated that 
the accuracy of the inductor-based bondwire model is not 
always enough above 6GHz, which is especially true in the 
case of bus bar arrays with many bondwires in parallel. This 
work has revealed the importance of using an accurate 
bondwire array model during the design of hybrid power 
amplifiers above C-band. 
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Abstract  —  This paper addresses the design, implementation 
and experimental performance assessment of the RF front-end of 
an airborne P-band ice sounding radar. The ice sounder design 
comprises commercial-of-the-shelf modules and newly purpose-
built components at a centre frequency of 435 MHz with 20% 
relative bandwidth. The transmitter uses two amplifiers 
combined in parallel to generate more than >128 W peak power, 
with system >60% PAE and 47dB in-band to out-of-band signal 
ratio. The four channel receiver features digitally controlled 
variable gain to achieve more than 100dB dynamic range, 2.4dB 
noise figure, 160 ns receiver recovery time and -46dBc 3rd order 
IMD products. The system comprises also, a digital front-end, a 
digital signal generator, a microstrip antenna array and a control 
unit. 
All the subsystems were integrated, certified and functionally 
tested, and in May 2008 a successful proof-of-concept campaign 
was organized in Greenland. The system detected the bedrock 
under 3 km of ice, and internal layers were mapped up to 1.3 km.  
Index Terms — Airborne radar, microwave power amplifiers, 
microwave switches, power dividers, radar transmitters, radar 
receivers 
I. INTRODUCTION 
The European Space Agency (ESA) has proposed a 
spaceborne ice sounding radar as a candidate for the next 
Earth Explorer missions [1]. A mapping of the ice with its 
internal ice sheets structure would help to understand the ice 
past history and predict the future evolution and the impact of 
the climate changes in the ice poles. However, the scattering 
properties of the ice at P-band are not sufficiently well known. 
In order to close this knowledge gap, an airborne P-band ice 
sounding radar demonstrator has been initiated, called 
hereafter Polaris. Within two years, DTU has designed and 
implemented the full instrument including aircraft installation, 
a proof-of-concept campaign and data processing. 
Key parameters of the instrument are listed in Table I and 
additional specifications and requirements are found in [2]. 
 
TABLE I 
P-SOUNDER SPECIFICATIONS 
Centre frequency 435 MHz 
Bandwidth (goal) 85 MHz 
Polarization Quad 
Maximum pulse length 50 µs 
Peak power 100 W 
Maximum PRF 20 kHz 
The capabilities of the system include a fairly high relative 
bandwidth (20%), an accurate internal calibration, thermal 
stabilization, a large dynamic range, pulse-to-pulse coherence, 
a high sensitivity sufficient to detect the bedrock through 4 km 
of ice and sufficient surface clutter suppression. The former 
was implemented using a novel technique based on a multi-
aperture antenna.  
 
 
 
 
Fig. 1. Polaris system installed in the Twin Otter aircraft. 
 
The system comprises an RF front-end, a digital front-end, a 
digital signal generator, a control unit, a storage module, a 
navigation module and a newly developed wideband probe-
fed dual-linear polarization wideband microstrip patch 
antenna. All the subsystems have been successfully developed 
and integrated, and they were presented in previous 
publications [3],[4],[5]. 
The radar was installed, certified and functionally tested on 
a Twin Otter aircraft (Fig. 1) in March 2008, and the proof-of-
concept campaign took place in May 2008 in Greenland.   
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This paper presents the RF Front-End design and 
performance assessment. At the end, a few results from the 
May 2008 campaign are presented.  
 
 
 
Fig. 2. RF Front-End Architecture. 
II. SYSTEM IMPLEMENTATION 
The RF Front-End architecture (Fig. 2) comprises a classical 
design with a central transmitter and four receiver channels 
mounted inside the aircraft plus a four patches dual-polarized 
antenna mounted underneath the aircraft body. This 
configuration has been selected over a more advanced 
distributed system with transmit and receive modules mounted 
directly behind the antenna elements mainly because of 
aircraft certification restrictions. The Polaris design is based 
on in-house module developments for the antenna, power 
amplifier, the high power nanosecond switch, a variable gain 
amplifier and power dividers and combiners, while all other 
components are commercial-off-the-shelf (COTS).  
The transmitter is composed of two high power high-
efficiency LDMOS amplifiers combined in parallel (HPA), a 
high power SPDT PIN switch (SW3), a circulator, a slow high 
power relay for calibration and  in-phase and out-of-phase 
high power splitters. A system analysis based on ice scattering 
models [6] showed that the selected configuration with a 
transmitter peak power of 100W would be sufficient to detect 
the bedrock down to 4 km.  
The receiver comprises a pin diode limiter (RPU), a low-
noise amplifier, band pass filters and a variable gain amplifier 
that provides sufficient gain to drive optimally the A/D 
converters in the digital acquisition unit. The variable gain 
receiver is used to provide a high dynamic range exceeding 
100dB, allowing a shallow/deep sounding approach.  
Alternating the receiver gain in a pulse-to-pulse basis makes it 
possible to map both the near-surface and near-bottom ice 
windows simultaneously.  
Based on DTU´s experience with the airborne EMISAR 
system [7], the internal calibration is implemented by toggling 
the switches SW1 and SW2 in order to loop the generated 
pulses around the system. 
Below, the three in-house purpose-built modules used in the 
system are briefly outlined: in-phase and out-of-phase high 
power dividers, a high power SPDT PIN switch and a solid 
state high efficiency power amplifier. Further details about 
these newly developed modules can be found in [5].  
We have developed lumped element Wilkinson type in-
phase and out-of-phase power dividers. Such realizations have 
been presented earlier [8],[9], but did no have the RF power 
handling capabilities.  Both designs present the required 20% 
bandwidth with return loss better than 15dB and 100W power 
handling. The in-phase design presents amplitude difference 
of 0.1dB, insertion loss of 0.2dB and phase balance < 10, while 
the out-of-phase performs with 0.23dB amplitude unbalance, 
0.5dB insertion loss and phase balance <20. Layout details 
have been presented earlier [4],[5]. 
A high power PIN diode switch controlled by a TTL signal, 
and with 90W power handling capabilities has been developed 
[10]. The measured return loss at the three ports is better than 
15dB, the insertion loss is lower than 0.6dB and the isolation 
is better than 42.5 dB across the full band. The turn-on time is 
500 ns and the turn-off time 300 ns, without observing high 
voltage switching transients.  
We have developed a 70W CW LDMOS power amplifier 
(Fig. 3) with 60% PAE, 0.1dB 395-475MHz bandwidth and 
38.9dB gain. The design operates in class E and it comprises a 
driver and a power stage. Measured parameters are in 
excellent agreement with simulated results using the Freescale 
LDMOS model.  
 
 
 
Fig. 3. Purpose-build Power Amplifier module. 
III. SYSTEM PERFORMANCE 
 A. Transmitter 
The transmitter contains two in-house purpose-build 70 W 
high power amplifiers combined in parallel by high power 
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lumped element Wilkinson combiners. The bias networks of 
both amplifiers were carefully adjusted to achieve identical 
performance and to avoid imbalances. A maximum combined 
power of 128.8W CW was measured, but due to power 
handling limitation of the power combiners and in order to 
guarantee a high reliability, it was decided to operate both 
power amplifiers in back-off during flight. Therefore, during 
the proof-of-concept campaign, the transmitter was generating 
102W peak power at 475MHz with a total PAE of 44%. 
Comparing the single amplifier performance with the 
combined one, the gain flatness is degraded from 0.1dB to 
1dB and the efficiency is reduced from 60% to 40%. This is a 
direct consequence of driving the power amplifiers in back-
off, and also due to the limited bandwidth of the power 
combiners. The former imply that the power amplifiers are not 
loaded with 50 Ohms at the higher order harmonics, and this 
can have a significant impact in the performance [11].  
The transmitter was tested with an 85MHz bandwidth 
pulsed signal generated by the Digital Signal Generator 
(DSG), and the measured in-band to out-of-band signal ratio 
was larger than 47.6dB. The measured noise generated by the 
transmitter during reception was found to be under the noise 
floor of the spectrum analyzer (-90.5 dBm). This is important 
since the transmitter and receiver are separated only by a 
circulator.  
B. Receiver 
The receiver chain S-parameter measurements were 
performed between the cables connected to the antenna ports 
and the receiver output. The input power level used during the 
measurements was adjusted to have always -20dBm at the 
receiver output. Fig. 4 shows the transducer gain of one of the 
channels for different gain settings. An in-band ripple of 
around 1dB is observed. The return loss at the input is better 
than 12.8dB across the bandwidth. The S-parameters where 
measured for the four receiving channels, observing always a 
good agreement among each other. This is important in order 
to implement the surface clutter suppression algorithms. The 
noise figure of the receiver was initially around NF = 0.5 dB, 
but subsequently deteriorated by the limiter, the circulator and 
other passives placed in front of the LNA. However it is still 
better than 2.4dB for the high gain settings, whereas it is 
notably degraded when using low gain settings.  
The PIN diode limiter placed in front of the LNA is needed 
to protect the receiver during the transmission of high power 
pulses, but it also introduces a recovery time. This is defined 
as the time until the receiver recovers its normal sensitivity 
after an overvoltage at the input of the limiter. Figure 5 shows 
the recovery time measured with an oscilloscope. The channel 
on the foreground is the result of combining a -45dBm CW 
signal and a pulsed signal that activates the limiter, and the 
channel in the background is the output of the receiver. It is 
possible to observe that the evolution of the receiver output is 
distorted during 800ns, but the time that the receiver is 
completely blind is only around 160ns.   
Measurements of the receiver third order IMD products 
were performed placing two combined tones at 435 and 436 
MHz at the receiver input, and adjusting the input power to 
have 0dBm at the receiver output. The third order IMD 
products are around -52dB in the low gain range, and -46dB in 
the high gain range.  
 
  
Fig. 4. Receiver transducer gain for different gain settings. 
 
The transmitter and receiver were tested together looping 
the generated high power pulses around the calibration path 
(PRF= 10 KHz, Pulse Length=10µs, BW=85MHz and Duty 
Cycle=10%). The spectrum shown in Fig. 6 was measured at 
the output of the receiver depicting a 1.5dB ripple in the 
system response across the full bandwidth. This ripple was 
carefully compensated using digital pre-distortion techniques.  
 
 
 
Fig. 5. Receiver measured recovery time. . 
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Fig. 6. Spectrum at the output of the receiver when high power  
pulses are looped around the system during a system calibration.  
IV. CAMPAIGN RESULTS 
The proof-of-concept campaign took place in Greenland in 
May 2008. Fig. 7 shows the bedrock detected through almost 
3 km of ice in the dry snow zone in Greenland. According to 
ice models [6], 2.5 km of warm ice in Greenland are 
comparable to 4 km of cold ice in Antarctica. Internal ice 
layers were also detected with a resolution of several meters, 
but are subject of another paper.  
 
 
 
Fig. 7. Bedrock in Greenland detected through 3 km of ice.  
V. CONCLUSION 
We have presented the RF Front-End design and 
performance assessment of and airborne P-band ice sounding 
radar. State-of-the-art modules have been developed for the 
system: compact high power power dividers with 100 CW 
power handling, a high power SPDT PIN switch handling 
90W CW and nanosecond switching times, and a 70W CW 
high efficiency LDMOS power amplifier with >60% PAE. 
The transmitter generates more than 128 W peak power, with 
60% PAE and 47dB band to out of band signal ratio. The 
receiver performance features more than 100dB dynamic 
range, 2.4dB noise figure, 160 ns receiver recovery time and   
-46dBc 3rd order IMD products in the worse case.  
In May 2008, a successful proof-of-concept campaign was 
organized in Greenland, detecting internal ice layers and the 
bedrock under 3 km of ice. New activities related to the 
project are ongoing: a new microstrip antenna with eight dual 
polarized patches is being designed, the transmitted peak 
power will be increased with a new power amplifier operating 
in the 200 W range with >60% PAE and new data acquisition 
campaigns are foreseen in the near future.  
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Abstract
ESA has commissioned an airborne POLarimetric Airborne Ice Sounding Radar (POLARIS), which has 
been developed and tested by the Technical University of Denmark (DTU). This radar system operates at P-
band frequencies. High power amplifier with high efficiency in excess of 60% at 100 W output power has 
been identified as one of the problem areas in future space based instrument implementation. The current 
project preliminary results of which will be presented here focuses on identifying a prominent technology 
platform for high power high efficiency amplifiers operating in pulsed mode. We have been studying several 
technologies, with special emphasis on space worthiness, high output power and high efficiency operation.  
We have implemented several high power amplifiers in LDMOS, GaN HEMT, and GaAs HBT 
technologies, respectively. Most of these technologies rely on European sources. We will demonstrate that at 
P-Band frequencies around 435 MHz with a bandwidth of 5 MHz, it is possible to achieve Pout = 200 W 
with an efficiency of >65% in pulsed operation using LDMOS technology. In case of GaN HEMT 
technology, we have experimentally achieved Pout = 100 W with an efficiency of ~70%. We have also 
designed GaAs HBT power amplifiers with an output power of Pout > 80 W with >70% efficiency. The 
HPA are all compact with a footprint of around 10 x 7 cm. All results respect the necessary derating of 
voltages, currents and junction temperatures, which are demanded for space applications. Wider bandwidths 
are also possible at the expense of footprint spacce. In fact, we have tested an LDMOS HPA with Pout > 
200 W with an efficiency of > 60% across 80 MHz bandwidth, which is compatible with the POLARIS 
system bandwidth. We will present details on the amplifier design approach and a comparison of the 
different technologies during the talk. 
Introduction
ESA has commissioned an airborne POLarimetric Airborne Ice Sounding Radar (POLARIS), which has 
been developed and tested by the Technical University of Denmark (DTU) [1]-[5]. This radar system 
operates at P-band frequencies. High power amplifier with high efficiency in excess of 60% at 100 W output 
power has been identified as one of the problem areas in future space based instrument implementation. The 
amplifiers to be developed are intended for pulsed operation with pulse rise and fall times < 50ns and PRF 
of 900 Hz 25% duty cycle and 6000 Hz 36% duty cycle, respectively. The centre frequency is 435 MHz.  
We have implemented several high power amplifiers in LDMOS, GaN HEMT, and GaAs HBT 
technologies, respectively. Most of these technologies rely on European sources. We demonstrate that at P-
Band frequencies around 435 MHz with a bandwidth of 5 MHz, it is possible to achieve Pout = 200 W with 
an efficiency of >65% in pulsed operation using LDMOS technology. In case of GaN HEMT technology, 
we have experimentally achieved Pout = 100 W with an efficiency of ~70%. We have also designed GaAs 
HBT power amplifiers with an output power of Pout > 80 W with >70% efficiency. The HPA are all 
compact with a footprint of around 10 x 7 cm. All results respect the necessary derating of voltages, currents 
and junction temperatures, which are demanded for space applications. Wider bandwidths are also possible. 
In fact, we have tested an LDMOS HPA with Pout > 200 W with an efficiency of > 60% across 80 MHz 
bandwidth, which is compatible with the POLARIS system bandwidth.  
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Power amplifier realisation based on LDMOS Transistors 
The initial LDMOS amplifier is 
designed following the series tuned 
approach outlined in [6], which means 
that the power transistor is supposed to 
operate with sinusoidal currents and 
pulse shaped voltages. This is a simple 
and controllable way of designing PA’s 
when the required loading and driving 
impedances are rather low. Taking 
outset in the basic circuit schematic, 
, the series tuning is achieved by 
series line segments  im1 and  om1 that are 
the matching circuit components, which 
connect directly to the transistor. While the input matching is made by a single section circuit,  im1, Cim1, in 
this narrowband design, two sections,  om1,C om1, and  om2,C om2, are used in the output in an attempt to 
simultaneously flatten the power and efficiency frequency characteristics across the desired bandwidth.  
Cim1
Rgg
Ld1 Ld2
Zg2Zin Zd2
Vd2
VDD, 
50V, 6A
10V
Id2
Vg2
Ig2
Com1
lim1 lom1 lom2
Zload=50Ω
Com3
 
Figure 1  LDMOS amplifier circuit diagram. 
Figure 1
The design objectives are 
chosen such that a minimum 
gate current flows through the 
transistor at most power levels, 
the maximum voltage swing is 
restricted to 70% of the 
breakdown voltage, a quiescent 
current is set and an efficiency 
is prescribed. A set of 
analytical equations are then 
solved to obtain the required 
load impedances. With a 
quiescent transistor current 
adjusted to 0.3A and we get 
150W with 61% efficiency at a 
gain of 20dB and a final 
junction temperature, incl. the 
ambient contribution, of 42.5 
°C. The major challenge in the 
design is the realisation of the 
load impedances given the fact 
that the gate input and the drain 
load impedances are rather 
low, in the 1 ! range. Without 
making any further adjustments 
the results presented in have 
been achieved. 
Photograph of the power 
amplifier and its pulse performance is shown in Figure 3 and Figure 4. The performance of the amplifier is 
summarized in Table 1and Table 2. It is clear from Table 1 that the performance of the amplifier in terms of 
output power deteriorates as the pulses approach CW operation, but the efficiency always stay at a minimum 
Figure 2  Measured and simulated LDMOS amplifier data. 
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of 60% and the output power is Pout > 135W under all conditions. The drop in performance is due to 
thermal dissipation in CW operation. 
Figure 3 LDMOS amplifier 
photo.
 
Figure 4 Leading and trailing edges for a PRF = 900Hz, period 1.111ms, 
25% duty cycle, and pulse width of 277 µs. 
Table 1 LDMOS amplifier CW performance, f= 435MHz, VDD=50V, IQ=300mA 
CW duration 
sec.
Pin
dBm
Pout
dBm
Gain
dB
Pout
W
IDD
A
Eff.
%
0 32.17 52.09 19.9 161.8 4.84 66.9 
10 32.17 51.49 19.3 140.9 4.61 61.1 
60 + 32.17 51.41 19.2 138.4 4.63 59.8 
Table 2 LDMOS amplifier pulsed performance, f= 435MHz,  VDD=50V, IQ=300mA 
Length 
sec 
Pout,mean 
dBm 
IDD,mean 
A 
Eff mean 
% 
Pout,peak 
dBm 
Pout,peak 
W 
IDD,peak 
A 
Eff peak 
% 
2 45.89 1.49 51.8 51.92 155.7 5.07 61.4 
60+ 45.82 1.52 49.9 49.9 152.8 5.06 60.4 
2 47.60 2.02 56.7 56.7 159.8 5.08 63.0 
60+ 47.53 2.04 55.2 51.97 157.3 5.06 62.1 
On the other hand, the pulse performance of the LDMOS amplifier shows excellent performance without 
appreciable pulse droop and with peak efficiencies > 60% with peak output power higher than 150W. It 
should be mentioned that efficiency determination in pulse operation is difficult and we believe that the 
actual efficiency is better than these numbers. A similar performance is expected from a similar devices 
from NXP, which is being studied now. 
Power amplifier realisation based on GaN Transistors 
A similar design strategy has been employed for the GaN power 
amplifier using a Cree device CGH120F. The device has been chosen 
because it is the first commercially available unmatched GaN transistor 
providing more than 100 W output power in the frequency range of 
interest. 
Figure 5 GaN amplifier photo. 
Figure 5 shows the practical realization of a 120W GaN (Cree 
CHG40120F) design. The circuit is mounted on an enforced cooling 
heat-sink with three fans.  
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Without making any component changes to the initial design in ADS, the high output power frequency 
sweep in Figure 2 was obtained. The figure demonstrates a relatively close resemblance between simulated 
and experimental results but it is clear from the curves that the experimental amplifier needs a better tuning. 
The data in the figure show that even without any further adjustments, the amplifier comes close to 
specifications regarding  power (121.6 W obtained), gain (16.6 dB), efficiency (67.2%), and gain flatness 
across the band ( 0.2 dB variation).  An improvement is foreseen when the circuit becomes adjusted since 
the efficiency with the present circuit is 71.3 % at  445MHz with 123W output power and 76.7% at 455MHz 
with 119.7W output power.   
GaN power amplifiers have more 
severe small-signal stability 
problems than their LDMOS 
counterparts. To ensure low 
frequency stability, resistive gain 
reduction is required and realized 
by series resistors in the signal 
path prior to the gate as seen in 
.  At higher frequencies 
there is a region from 1.4GHz to 
2.3GHz where the experimental 
data still show potential 
instability which is due to a 
significantly higher S12 feedback 
at the critical frequencies in the 
practical amplifier.   
Figure 5
The self-heating of the transistor 
chip when a large signal is 
applied makes CW measurements 
time dependent. Table 3 
summarizes the CW centre 
frequency results when the 
amplifier is operated around its 
maximum output power. The 
duration is the time since the CW signal was applied. Zero duration results are based on the automatic peak 
value readings in the power and the DC current supply meters that are used in the measurements. The 
duration of 10+ indicates that the amplifier settles thermally after approximately 10 seconds, which is fast 
compared to the similar LDMOS results in Table 1 on page 3.      
Figure 6 GaN power amplifier measured and simulated performance.
Table 3 GaN amplifier CW performance, f= 435MHz, VDD=28V, IQ=350mA 
CW duration 
sec.
Pin
dBm
Pout
dBm
Gain
dB
Pout
W
IDD
A
Eff.
%
0 33.16 50.97 17.8 125.0 6.12 73.0
10 + 33.16 50.70 17.5 117.5 6.01 69.8
Measurements under pulses operations are summarized below in Table 4. The mean value results are taken 
directly from the mean value power and current reading in the measurement setup. If the amplifier was 
equipped with a bias gating function shutting off the quiescent current outside the pulse period, the average 
date would equal the peak performances. With the GaN amplifier the first observation is that very high 
efficiencies are obtained. No effects of self heating are observed and it is supposed that the amplifier 
stabilizes thermally before the power meter averaging settles. Comparing the two pulse modes, it seems here 
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that in contrast to the LDMOS case, it is now the duty-cycle rather than the pulse width that dominates the 
thermal performance reductions. 
Table 4 GaN amplifier pulsed performance, f= 435MHz, VDD=28V, IQ=350mA 
Pulse
No
Duration
sec
Pout,mean 
dBm
IDD,mean 
A
Eff mean 
%
Pout,peak 
dBm
Pout,peak 
W
IDD,peak 
A
Eff peak 
%
1 2+ 44.57 1.50 68.2 50.59 114.6 4.95 82.7
2 2+ 46.17 2.11 70.1 50.61 115.0 5.24 78.4
Another GaN HEMT amplifier has been designed based on power bar chips provided from III-V Alcatel 
Thales Lab. The layout of the amplifier can be depicted in Figure 7 for the center frequency of 435 MHz and 
the other parameters equivalent to the power amplifiers shown above. The output power, efficiency, gain, 
and drain current are depicted in Figure 8, 
which shows simulated results. If one 
chooses an input power of 35 dBm, gain 
drops to acceptable 16 dB, the efficiency 
achieved is close to 65%, and the output 
power is more than 130 W. The dynamic 
loadlines are also provided in Figure 9. It 
can be depicted that the voltage excursion 
reaches 110V in the dynamic loadline, 
which is still acceptable due to the high 
breakdown voltage of GaN HEMT devices. 
The input return loss across a bandwidth of 
14 MHz (Poutpp < 0.5 dB) is RL > 15 dB. 
The total associated drain DC current is 
around IDS = 4.6A. Comparison of the 
results achieved with European GaN 
supplier and Cree devices, shows that 
similar performance can be achieved with 
both devices. The numbers quoted for the 
output power, efficiency and gain include 
all package losses. 
Power amplifier realisation based on 
HBT Transistors 
The HBT power amplifier is based on UMS 
power cells, developed in a separate ESA 
project. Due to the lower power capabilities 
of HBT devices, it is necessary to employ 
more power cells within a package. The 
layout of the HPA is illustrated in Figure 10 
together with the simulated output power, 
efficiency, dynamic currents and DC 
currents. The challenge with this amplifier 
has been among others that the collector 
current becomes very large and packaging 
becomes a problem. The output power of 
this amplifier reaches Pout > 80 W with an efficiency of 70% and a similar gain as the GaN amplifier. The 
bandwidth of the HPA with HBT devices is narrower and is predicted to be around 7 MHz.  
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Figure 7: Layout of the HPA using GaN power bars  
from III-V Alcatel Thales Lab. 
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Figure 8: Simulated output power, efficiency, gain and drain 
current versus available input power at 435 MHz for the circuit 
in Figure 7.
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Figure 9: Dynamic voltages and currents for the circuit  
in Figure 7.
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Figure 10: Layout, output power, efficiency, DC current, and dynamic loadlines for GaAs HBT HPA.  
Conclusions 
We have shown that at P-Band frequencies around 435 MHz and 5 MHz bandwidth, it is possible to achieve 
Pout = 200 W with an efficiency of >65% in pulsed operation using LDMOS technology, Pout = 100 W 
with an efficiency of ~70%, in case of GaN HEMT technology, and Pout > 80 W with >70% efficiency with 
GaAs HBT power amplifiers. All results are under pulse operation. These results demonstrate that high-
efficiency power amplifiers with high output powers are feasible partially with technologies already 
available in Europe. All results respect the necessary derating of voltages, currents and junction 
temperatures, which are demanded for space applications. Wider bandwidths are also possible at the expense 
of footprint space and trade-off in efficiency. In fact, we have tested an LDMOS HPA with Pout > 200 W 
with an efficiency of > 60% across 80 MHz bandwidth, which is compatible with the POLARIS system 
bandwidth. 
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